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Abstract
Silicon nanoparticles are candidate charge trapping and storage elements for
future high density, low-voltage nonvolatile memory devices. Most previous works have
studied nanoparticles of larger than 5 nm size and exhibited bulk-like trapping
characteristics. Technologically viable and competitive future devices, however, will
require nanoparticles of sub 3-nm dimensions; a zero-dimensional regime where
significant changes to silicon electronic structure occur. In this thesis, the physical
processes involved in charge based nonvolatile memory device operation with colloidal
mono-disperse 1.0 nm silicon nanoparticles embedded in a metal-oxide-semiconductor
(MOS) gate stack is studied for the first time. Spin-coating was used to uniformly deliver
the nanoparticle colloid across 150 mm wafers with density control over a thin tunneling
oxide. Material characterization via spectroscopic ellipsometry, atomic force microscopy
and transmission electron microscopy showed that across wafer sub-monolayer coverage
with low-levels of agglomeration was achieved with nanoparticles so positioned possibly
due to solvent-mediated self-assembly effects, and that the intrinsic nanoparticle
crystalinity was intact after complete device processing. MOS capacitors with Si
nanoparticles embedded in their dielectric exhibit strong endurance and well-behaved
impedance (capacitance-voltage) characteristics with persistent hysteresis and only 53
mV standard deviation across wafer. Measurements showed that successive dilution of
the nanoparticle colloid correlated directly with a decreased measured hysteresis and
similarly fabricated zero-nanoparticle control devices exhibited a negligible hysteresis.
Systems with 1.0 nm nanoparticles exhibited pure hole storage. Energy band analysis was
used to understand the nature of charging, hole-type versus electron-type and pure hole-
type charging was shown to occur due to the characteristics of ultra-small silicon
nanoparticles: large energy gap, large charging energy, and consequently small electron
affinity. The retention time behavior of the 1.0 nm nanoparticle device was shown to be
reduced due to a reduced valence band-offset with SiO2, however the programming time
is shown to be dramatically reduced over that of conventional bulk devices. Quantum
mechanical tunneling calculations were used to explore and predict routes for increasing
the retention behavior by modulating the tunneling distance and experimental devices
based on these calculations were fabricated in the SiO 2 system to study experimentally
directly these dependencies.
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Figure 1-1. Schematic describing the basic operation of a MOSFET device that uses a floating
gate embedded in the gate-insulator for charge storage (in this case electrons). The floating gate
allows for the creation of memory states by the storage of charge on the floating gate, and
subsequent modulation of the device threshold voltage, as described by equations 6 and 11.
Figure 1-2: Cross sectional SEM (left) of a current polysilicon-based floating-gate (FG)
technology manufactured by Samsung corporation using 45-nm design rules and published
trends (right) of manufactured FG cell size vs. start of mass production over the past decade [10].
Figure 1-3: Schematic illustrating how using nanoparticles for charge storage (right) can
potentially allow for reduction in the film thicknesses as compared to the continuous polysilicon
based device (left). In the nanoparticle case, individual weak spots in the insulator do not cause
total charge loss and only charge loss from the individual nanoparticle that coincides with the
weak spot.
Figure 1-4: Cross-section transmission electron micrograph (XTEM) of a MOS device with
germanium nanocrystals embedded in SiO 2 (left) [12]. The nanocrystals were produced via CVD
techniques. The nanocrystal dimensions are large (>10 nm), non-uniform, not mono-disperse and
are not positioned at constant distances from the electrodes. Measurements of the C-V hysteresis
(right) showed that the characteristics are not ideal [12].
Figure 1-5: AFM image of silicon nanoparticles (left) produced via ion implantation and
subsequent annealing. The nanoparticles were formed in an Si0 2 matrix. The line profile revealed
reported nanoparticles of 2-3 nm in size. Measured C-V hysteresis characteristics (right) of the
fabricated MOS devices [13]. The measurements exhibited apparent mixed electron/hole storage.
Careful examination shows possibly larger hole storage than electron storage.
Figure 1-6: Schematic illustrating a non-ideal vs. potentially more ideal nanoparticle memory
device cell structure. In the ideal case, the nanoparticles should be of constant size and shape and
be positioned at constant distances from the electrodes.
Figure 2-1: High resolution transmission electron micrograph (HR-TEM) images of the silicon
nanoparticle family produced via the synthesis technique described in section 2.1.1 [15].
Figure 2-2: Structural prototype of the 1.0 nm silicon nanoparticle (Si29H24) nanoparticle. The
nanoparticle consists of a Si (dark) tetrahedral core with a Si sorrounding shell and is passivated
with hydrogen (light) [16].
Figure 2-3: Spectroscopic ellipsometery measurements at 50 locations (shown in inset) on 150
mm wafers of the SiO2 film following spin-coating of 10 drops of as-synthesized colloid. The
measurements showed that potential multi-layer coverage (measured film increase greater than
1.0 nm) was achieved for this case.
Figure 2-4: Spectroscopic ellipsometery measurements at 50 locations (shown in inset) on 150
mm wafers of more diluted colloid samples spin-coated (10, 8, and 6 drops). Diluted samples
were capable of producing average film increases of -1.0 nm and less, which is indicative of
potential monolayer/sub-monolayer coverage.
Figure 2-5: The total measured average film thickness after spin-coating versus the number of
drops of colloid used. The starting SiO 2 layer was -4.2 nm thick. Analysis of the across wafer
uniformity of the film thicknesses, show that the film thickness uniformity is improved upon
reduction to "monolayer" coverages (visible as the reduction in the error bars in the respective
film thickness).
Figure 2-6: AFM image of the thermally grown SiO 2 tunnel oxide layer prior to spin-coating of
silicon nanoparticles. The measured roughness of this device quality thermal SiO2 layer is only
0.3 nm.
Figure 2-7: Example AFM image of 2.9 nm spin-coated nanoparticles on the SiO2 tunnel oxide
layer. "Monolayer" coverage was achieved with colloid dilution and the nanoparticles appeared
to be distributed with minimal agglomeration. Some signs of ordering were also observed,
although only in local regions as seen in the near checkerboard pattern of the nanoparticles in this
case.
Figure 2-8: Section analysis (line profile) through an individual 2.9 nm silicon nanoparticle. AFM
measurement resolves the vertical dimension correctly (3 nm), however, AFM overestimates the
lateral dimension due to most likely to the tip effect (10-15 nm).
Figure 2-9: High resolution transmission electron micrograph (HR-TEM) of predominately 2.9
nm silicon nanoparticles on a carbon coated TEM grid. The measured size of the nanoparticles
from TEM agrees with the vertical AFM measurement (3 nm). The inset shows a zoom-in of an
individual silicon nanoparticle, with lattice clearly visible. The density of nanoparticles in the
image is -101 2 cm -2.
Figure 2-10: Atomistic simulation using Hartee Fock theory calculates an electrostatic based
binding energy of 0.030 eV for an isopropanol/Si 29H24 complex. This binding energy is larger
than room temperature thermal agitation energy, but is small enough to allow the alcohol to
cleanly evaporate after spin coating of the nanoparticles.
Figure 3-1: Schematic of the control MOS device. The device consists of a thermal SiO 2/LPCVD
SiO 2 dielectric stack. IPA was spin-coated directly over the thermal SiO 2 layer to produce a zero-
nanoparticle device. Devices were processed in the same batches as the nanoparticle-containing
devices.
Figure 3-2: Measured C-V hysteresis of the control device (zero-nanoparticles) The control
device exhibits low-levels of hysteresis upon sweeping from +8 to - 8V forward and backwards
(left). The device also exhibits low amounts of frequency dispersion (i.e. the difference in the CV
characteristics between 10kHz and 1 MHz). The image on the right is a close-up view of the
measured C-V hysteresis shown in the left.
Figure 3-3: Measured C-V hysteresis uncharged state of an active device that contains 1.0 nm
silicon nanoparticles. Under these conditions (sweeping between 0 V and -2.0 V forward and
backward) negligible hysteresis is measured in the C-V characteristics.
Figure 3-4: Measured C-V of the active device (containing 1.0 nm silicon nanoparticles) after
sweeping from +8 V to -8V (forward). Upon biasing with these conditions, holes are stored in the
gate-insulator, and is observed as a negative shift in the flatband voltage of the device
(programming).
Figure 3-5: Measured C-V of the active device after sweeping from -8 V to +8V. Under these
biasing conditions, stored holes are removed and there is a near complete return to the uncharged
state (erasing).
Figure 3-6: Comparison of measured C-V characteristics with an ideal C-V simulation
(performed using the ISE-Dessis device simulation package). The simulation assumed zero
interface states and showed the well-behaved nature of the measured characteristics, thus
indicating the high quality of the composite dielectric that included incorporated silicon
nanoparticles.
Figure 3-7: Measured result of the endurance characteristics of an active device that contained 1.0
nm silicon nanoparticles. The device maintained a good memory window after -10'
program/erase cycles.
Figure 3-8: Results of a charge retention measurement on a device with 1.0 nm silicon
nanoparticles. The device had a bottom tunneling oxide of 4.2 nm. The device showed a fast
charge loss rate. 25 % charge is lost in 100 s. Extrapolation indicates that full charge loss should
take 1 year to occur. Also shown in the figure is the charge loss rate that would have to be
required in order for the device to exhibit a charge-loss rate which would be suitable to pass the
10 year retention time requirement test.
Figure 3-9: Measurements of the programming speed of a nanoparticle containing device. At 2.4
ns programming time (+8V) -50% of the total hole charge is stored.
Figure 3-10: The control samples (i.e. the 0 drop sample) exhibited a minimal charge storage
(hence voltage shift) over the range of programming voltage up to 16 V. Devices with increasing
nanoparticle density (increased number of drops of colloid) showed increased voltage shift
following programming, hence an increased nanoparticle density. At high voltages > 10 V the
amount of voltage shift was observed to saturate with programming voltage.
Figure 3-11: The measured voltage shift versus the number of drops of colloid at different values
of the program voltage (left). The measured voltage shift is observed increases with a
linear/sublinear dependence with the number of drops of colloid spin-coated.
Figure 3-12: The density of stored charge was extracted versus the number of drops of colloid
based on the maximum voltage shift at saturation (right) using equation (11). There was a near
linear increase in the stored charge density between I and 2 drops and a sub-linear increase from
2 drops to 4 drops. The extraction assumed one hole stored per nanoparticle.
Figure 3-13: Statistical distribution of the voltage shift after programming at 15 different dies
(shown in the inset) for the 3 drop sample. The peak of voltage shift is -0.54 V, and there is a 53
mV standard deviation across wafer for these dies.
Figure 4-1: Measurements of the energy gap of silicon nanoparticles vs. their size (from Ref[27]).
The measurements were performed by measuring the excitation and emission spectra. The results
show that for 1.0 nm silicon nanoparticles the energy-gap is significantly larger (3.5 eV) than for
bulk silicon (1.1 eV).
Figure 4-2: Measurements of the charging energy of silicon nanoparticles vs. their diameter
(taken from Ref [30]). The measurements were performed via ultra-high vacuum scanning
tunneling spectroscopy. 1.0 nm silicon nanoparticles have a measured coulomb charging energy
of 1.8 eV, which is much larger than the room temperature thermal agitation energy (kT=25
meV). The charging energy for ultra-small nanoparticles is large due to the ultra-small
capacitance of a nanoparticle at these size scales.
Figure 4-3: Atomistic calculations of the electron affinity (upper curve) and ionization energy
(work function) of silicon nanoparticles a function of their size. With size reduction to 1.0 nm in
diameter (0.5 nm in radius), the electron affinity of silicon nanoparticles is much reduced from
bulk silicon and approaches that of SiO 2 (- 1 eV). The significant decrease in the electron affinity
is in agreement with measurements that show a large energy gap and a large coulomb charging
energy for 1.0 nm silicon nanoparticles [30].
Figure 4-4: Proposed energy band diagram of the MOS memory system with 1.0 nm silicon
nanoparticles embedded in an SiO 2 gate stack. In the energy band diagram, the changes due to
quantization and the charging energy of 1.0 nm silicon nanoparticles are included with the values
taken from those of direct measurements. Based on the energy-band diagram hole storage may be
supported with a valence band offset of 1.7 eV, while electron storage may be inhibited due a
small or non-existing conduction band offset
Figure 4-5: Theoretical retention time vs energy barrier from Compagnoni et. al [31], for an SiO2
thickness of 4 nm, which is similar to that in the MOS devices fabricated in chapter 2. By
extrapolating these theoretical results to the retention time that we observe for our system (25%
charge loss in 100 seconds), an energy barrier of -1.5 eV is extracted which is on the order of our
analysis that takes into account the increase in the energy gap to 0-D quantization and an increase
in the charging energy.
Figure 4-6: Proposed energy band diagram of the MOS memory system with 1.0 nm silicon
nanoparticles embedded in an SiO 2 gate stack under positive programming biasing. Based on this
diagram, it is possible that electrons are emitted from the conduction band or valence-band of the
nanoparticle to the gate electrode. The emission of electrons would thus leave the nanoparticle
positively charged (stored hole). Emission from the conduction band is more consistent with
measurtements of the fast programming time.
Figure 4-7: Proposed energy band diagram of the MOS memory system with 1.0 nm silicon
nanoparticles embedded in an SiO 2 gate stack under negative erase bias conditions. Based on this
diagram, it is possible that electrons were re-introduced into the nanoparticle from the Al gate, or
also that the stored holes could be removed from the valence band of the nanoparticle to return
the nanoparticles to their uncharged state.
Figure 5-1: Calculations of the tunneling probabilities versus the barrier height for varying SiO2
bottom tunneling oxide thickness. A line is drawn to mark the requirements for 10 year retention
time (based on the calculations in [31]). From these calculations, it is expected that a bottom SiO 2
tunneling thickness of 6.0 nm should be required to achieve the 10 year retention time
requirement with 1.0 nm silicon nanoparticles.
Figure 5-2: Retention time measurements as a function of the bottom SiO 2 thickness. The
measurements show an increase in the measured retention time of the system with increased
bottom SiO 2 thickness. The measurements show that devices with 1.0 nm silicon nanoparticles
that have an 8.0 nm thickness that the 10 year retention time can be met.
Figure Al: Photograph of RCA clean wet bench. In the MIT MTL Integrated Circuits Laboratory.
Figure A2: Photograph of oxidation furnace in the integrated circuits laboratory. The oxidation
furnace is used to grow the high quality thermal SiO2 layers used in this thesis.
Figure A3: Photograph of spectroscopic ellipsometer in the integrated circuits laboratory
Figure A4: Photograph of the LPCVD furnace in the Integrated Circuits Laboratory used for the
deposition of the SiO 2 capping layer.
Figure A5: Photograph of the applied materials Endura physical vapor deposition tool in the
integrated circuits laboratory.
Chapter 1
Introduction
1.1 Memory
Memory is a process for storing (programming), retaining, and subsequently retrieving
information (reading) [1]. Organisms store information using neuron cells. The strength
of connection of a neuron cell to other neurons may determine the strength of a memory
(retention time/nonvolatility), where short-term corresponds to a weak connection and
long-term memory corresponds to strong. Typical simple invertebrate organisms have
approximately 2000 neuron cells. On the other hand, mammalian humans have nearly
1012 neurons. In a human, each neuron cell is connected to many other neuron cells, thus
producing an effective total storage capacity of 1014. Organisms do not have the ability
to controllably perform the removal (erasing) of information. Biologically, this can be
caused by destructive processes such as via disease, drugs or injury, which may
compromise the neurons involved in the memory storage processes [2].
In an artificial electronic memory device, the process of writing, retaining,
reading and also erasing information is an electrically controllable process [3]. The
current, basic building block of an artificial electronic memory device is the metal-oxide-
semiconductor field effect transistor (MOSFET). The semiconductor electronics industry
has matured greatly over the past 40 years to produce advanced MOSFET devices that
have enabled enormous computation capability and memory storage. These capabilities
were mainly due to advancements in semiconductor physics and device technology that
were initiated with the invention of the transistor by Bardeen, Bratain, and Schockley,
and later the integrated circuit by Kilby. More recently, advancements in semiconductor
processing technology have currently enabled the fabrication of transistors for logic and
memory applications only on the order of tens of nanometers in size [4]. These
advancements have enabled computational and information storage capacity on the order
of 109 which has exceeded many organisms, but still falls short of that of mammals and
humans. There is a need for research into memory device structures that have the
potential to achieve even greater scalability, and therefore, potentially increased storage
capacity density capabilities.
1.2 Types of Semiconductor Memories
Current computer memory consists predominately of three types of memory. Static
Random Access Memory (SRAM), Dynamic Random Access Memory (DRAM), and
Flash Memory. Each type of memory has benefits as well as drawbacks.
DRAM is fast and extremely dense; however it is a volatile technology (requiring
continued power to retain stored information), and its process integration with logic
transistor technologies (e.g. CMOS) is not straight-forward.
SRAM is the fastest of the technologies and is also volatile, but requires more
space than DRAM (6 transistors), and thus is less dense. On the other hand, SRAM is
readily implemented in CMOS and thus is currently the predominant memory type on
logic chips.
Flash memory differs from SRAM and DRAM predominantly in its functionality
as a nonvolatile memory. However, current flash devices are operationally extremely
slow in comparison with DRAM and SRAM. Flash also requires high voltage >10 V to
perform the program/erase operations. Thus, the flash memory cell is not compatible with
that of the logic transistors on a chip, which currently operate near 1 V. It is therefore
currently used as a stand-alone type of memory [5].
1.3 Floating Gate Nonvolatile Memory Device
Operation
1.3.1 The Metal-Oxide-Semiconductor Field Effect Transistor
The MOSFET is the building block of current microprocessor and memory technologies.
It was invented in the 1960's as an alternative to the bipolar-junction-transistor (BJT).
The semiconductor industry currently has the capability to reproducibly fabricate nearly a
billion MOSFET devices per chip, with each only tens of nanometers in size. MOSFET
operation has been extensively studied over the past 40 years by both academia and
industry. During that time period, gate-length dimensions of MOSFETs in production
have been scaled from microns in length to currently less than 45 nanometers. Continued
scaling of the MOSFET below a gate length dimension of 45 nm, is currently a very
active and difficult area of research. At the nanoscale, the physical principle of operation
of the MOSFET is impacted by many physical effects for example, the appearance of
quantization effects, the approachment of previously unattainable regimes of operation,
such as ballistic transport, the loss of full gate-control of the channel charge, and the
domination of parasitic resistance and capacitance effects on the device characteristics.
Nevertheless, material advancements, such as the use of strained silicon to increase
carrier velocity and mobility and therefore to decrease the device intrinsic delay and also
modifications of the device geometry, such as using nanowires to enable good gate-
control show promise that the MOSFET can potentially be scalable down to 10 nm in
gate-length while maintaining well-tempered characteristics [6-7].
1.3.2 Basic MOSFET Operation: Gate Control of Channel
Charge
For purposes of understanding the MOSFETs use as a nonvolatile memory element, the
operation principle can be described simply as a device that contains source and drain
reservoirs of charge (electrons or holes) that are separated from each other by a gate-
controlled channel. The gate-controlled modulation of the charge density of the channel
can be used to either connect or disconnect the source and drain from each other by
modulating the channel resistance. For example, consider the operation of an nMOSFET
(which operates based on electron flow). In the nMOSFET off state, the gate is biased so
that the channel charge density is low (typically at 0 V). Under these conditions, the
channel resistance is large, and appreciable transport of carriers via drift does not occur
between the source and drain reservoirs and the total device current is small. With the
application of a gate-bias over a threshold voltage, the MOSFET on state, the channel has
a high charge density, and therefore is of a low enough resistivity to allow for efficient
connection between the source and drain reservoirs. Under these conditions, appreciable
current flow can occur between the source and drain reservoirs. It should be noted that
in the off-state, a small amount of current can still move from source to drain due to a
concentration gradient (via diffusion). The regime of operation of a MOSFET in which
the diffusion current dominates over the drift current is called the subthreshold regime,
which is from 0 V to the onset of appreciable channel charge density (the threshold
voltage).
1.3.3 MOSFET Modeling with Charges in the Gate-Insulator
The channel current in a MOSFET of arbitrary channel length can be described by the
product of the local charge density times the local carrier velocity at any point in the
channel. It is useful to write the expression at the location of the "virtual source", which
is at the top of the energy barrier between the source and channel. Therefore, the
expression for drain current, normalized by width of the MOSFET (ID/) can be
expressed as the charge density at the location of the virtual source multiplied by the
virtual source carrier velocity as shown in equation (1). For simplicity nMOSFET
operation is assumed and
ID/ W-ixo Vxo (1).
The virtual source velocity, v is related to the carrier unidirectional thermal velocity at
xo
the virtual source point. The carrier charge density at the virtual-source can be
approximated quite closely by the following function [8]:
jQxoj = Coxn5 ln 1+ exp S ref (2).
no, (2).
In this charge density expression, C is the effective gate-to-channel capacitance in
ox
inversion, 0t, is the thermal voltage, kT/q, V'GS is the internal gate-source voltage, i.e.
corrected for the potential drop on the source resistance, R , V' =V -I R , n is theGS GS DS
subthreshold swing coefficient, and Vrer is equal to the threshold voltage VT under strong
inversion conditions, with Vref having a slight dependence on Vgs in weak and medium
inversion, and
VT = VTO - V'DS (3)
where V is the strong-inversion threshold voltage at V =0, andTO DS
V' = V -ID(R + R) (4).
6 is the DIBL coefficient in V/V and Rs and RD are the parasitic source and drain
resistances respectively. For MOSFET operation in strong inversion and saturation,
equations 1-3 simplify to
ID / W = Cox(Vs - VT)Vxo (5).
For VGS> VT the transistor is said to be in the "on-state", conducting current given by
equation (5), while for Vgs<VT it is in the "off-state". To first order VT can be
approximated by VTo which is given by
T = V-FB- 2 + -2p (6)
where Op is the potential in the body of the transistor and is expressed by
N
OP = -0t In '  (7).
ni
Na is the doping concentration in the substrate, and ni is the intrinsic carrier density. In
(6) y is the body-factor coefficient and is a function of both the gate-to-channel
capacitance and doping concentration in the substrate and can be expressed as
y=- I 28qN, (8)
COX
where cs is the semiconductor permittivity and q is the electronic charge.
In equation (6), VFB is the flat-band voltage, and can be expressed as
VFB = bms QX = O, - s Q X  (9)
COX Cox
where Om is the gate-electrode work-function and Os is the MOS channel work-function.
Qo0 is the density of charges at the substrate-insulator interface. For an ideal MOS device
(i.e. with no charges at the substrate-insulator interface), Qox=O, and the flat-band voltage
is the difference in the gate-electrode and channel work-functions. The expression for
flat-band voltage (9), can also be expressed for an arbitrary charge distribution that
resides the gate-insulator. With charges distributed inside a gate-insulator of thickness tox,
the flat-band voltage can be expressed as
tox
VFB = s 1 Pox(x) dx (10)
ox 0
where pox (x) is the spatial density distribution of stored charges and cox is the permittivity
of the insulator. The integral is performed from 0 to tox where 0, is the position at the
gate- electrode/insulator interface. For the case of a sheet charge of areal density Qs
located at a distance ttl from the gate-electrode, equation 10 becomes
VFB = m, - Q, tcntr (11).
Cox
Therefore, depending on the sign of the stored charge- negative or positive,
corresponding to holes or electrons respectively, the flat-band voltage can either shift
negatively for hole charging or positively for electron charging, where the magnitude of
the shift is determined by the density of stored charges.
1.3.4 Electrical Control of the MOSFET Threshold Voltage
In order for the MOSFET to be used as a memory device, the threshold voltage of the
device must be electrically controllable. Figure 1-1 shows schematically the principle of
how an electrically controllable change in the threshold voltage allows the MOSFET to
be used as a memory device by enabling the creation of memory states [3,9]. There exist
some MOS fabrication non-idealities that can cause deviations from the ideal threshold
behavior, such as charges that may be trapped/stored inside the gate-insulator. These
charges can alter the electric field profile in the gate-insulator, and hence alter the device
threshold voltage (as described by equations 3, 6 and 11).
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Figure 1-1. Schematic describing the basic operation of a MOSFET device that uses a floating gate
embedded in the gate-insulator for charge storage (in this case electrons). The floating gate allows for
the creation of memory states by the storage of charge on the floating gate, and subsequent modulation
of the device threshold voltage, as described by equations 6 and 11.
The device design shown in Figure 1-1 uses a so-called floating-gate, which most
commonly (currently in production) is a continuous polysilicon film that is embedded in
the gate insulator. Stored charges on the floating-gate alter the threshold voltage of the
MOSFET. The amount of charge stored on the floating gate can be controlled with
biasing the terminal electrodes with voltages sufficient enough to cause tunneling of
carriers in the gate-insulator from either the channel or the gate. These charges can tunnel
though the gate insulator and be trapped/stored on the floating gate (programming),
therefore causing a shift in the threshold voltage of the device. Appropriate biasing of the
device can also be performed to cause removal of the charges that are stored on the
floating gate (erasing), and to return the threshold voltage to the original uncharged state
[9].
1.4 Current Continuous-Film Polysilicon-Based Flash
Memory Device Technology
The continuous-film polysilicon-based floating-gate device has been the backbone of the
nonvolatile memory (flash) market for the past decade. The simplicity of its device
fabrication process is evident. The device is a type of modified MOSFET, so standard
CMOS fabrication processes can be used with only slight alterations to a conventional
flow. Figure 1-2 (left) shows a cross sectional scanning electron microscope (SEM)
image of a modem polysilicon floating gate device manufactured by Samsung
Corporation [10]. The device was designed using 45-nm ground rules. Also shown in
Figure 1-2 (right) are published scaling trends of polysilicon based floating-gate flash
devices [10]. The trends illustrate how aggressive miniaturization of the floating gate
device over the past decade provided for increasing amounts of available storage density
for nonvolatile memory applications by exponential decrease in the cell size.
Current polysilicon floating-gate devices, are quickly reaching their scaling
roadblocks because thick dielectric and polysilicon films are required for reliable
nonvolatile device operation, such as meeting the 10-year retention time requirement.
This retention time requirement allows for only 25% stored charge loss to occur over a
period of 10 years. Achieving this has required thick dielectric films for reliable device
operation. Because thick films are required, high voltage >10 V operation is also
necessary to perform the memory device operations (program/erase), which as described
before are not compatible with the voltages used for on-chip logic transistors.
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Figure 1-2: Cross sectional SEM (left) of a current polysilicon-based floating-gate (FG) technology
manufactured by Samsung corporation using 45-nm design rules and published trends (right) of
manufactured FG cell size vs. start of mass production over the past decade [10].
1.5 Nanoparticles for Charge Storage
As an alternative to the continuous-film polysilicon-based floating gate device, it is
possible to replace the polysilicon film with positioned charge-storing nanoparticles (see
Figure 1-3). By using nanoparticles as the charge storage elements, the thicknesses of the
insulator films could potentially be decreased below those required for the reliable
operation of a continuous polysilicon floating-gate device. In the case of the polysilicon-
based device, any leak path in the underlying insulator should cause charge loss from the
entire floating gate. In the nanoparticle-based device, an individual weak spot beneath a
nanoparticle should only cause charge loss from the nanoparticle directly above the spot.
Because the nanoparticle-based device can be potentially less prone to charge leakage,
nanoparticle-based memories have the potential to use thinner films, and hence allow for
lower voltage operation than polysilicon-based devices [11].
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Figure 1-3: Schematic illustrating how using nanoparticles for charge storage (right) can potentially
allow for reduction in the film thicknesses as compared to the continuous polysilicon based device
(left). In the nanoparticle case, individual weak spots in the insulator do not cause total charge loss and
only charge loss from the individual nanoparticle that coincides with the weak spot.
1.6 Some Previous Nanoparticle Memory Studies in
the Literature
There are many reports in the literature on experimental nanoparticle based memory
devices. For example, prior work in the Dimitri Antoniadis' group at MIT in
collaboration with the Nanyang Technical University (NTU) in Singapore, as part of the
Singapore-MIT Alliance (SMA) developed devices with germanium nanocrystals
embedded in a Si0 2 MOS gate-stack [12]. The nanocrystals were produced via chemical
vapor deposition (CVD). Figure 1-4 (left) shows both a cross sectional transmission
electron micrograph (TEM) of a fabricated nanocrystal-containing gate-stack and the
measured capacitance vs. voltage (C-V) hysteresis characteristics of a device (right). The
TEM image shows that the formed nanoparticles are large in size, with some on the order
of tens of nanometers (the size of current MOSFET devices in production). Moreover, the
nanoparticles are not mono-disperse (not of constant size), and are not positioned at
constant distances from the interfaces. The measurements in Figure 1-4 (right) show a
counterclockwise C-V hysteresis characteristic (denoted by arrows) due to both electron
and hole storage.
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Figure 1-4: Cross-section transmission electron micrograph (XTEM) of a MOS device with
germanium nanocrystals embedded in SiO 2 (left) [12]. The nanocrystals were produced via CVD
techniques. The nanocrystal dimensions are large (>10 nm), non-uniform, not mono-disperse and are
not positioned at constant distances from the electrodes. Measurements of the C-V hysteresis (right)
showed that the characteristics are not ideal [12].
In another example of nanoparticle formation work and subsequent device
studies, the Atwater group in Caltech used ion implantation and subsequent thermal
annealing to produce silicon nanoparticles embedded in an SiO2 matrix [13]. The
published AFM image of the formed nanoparticles is shown in Figure 1-5 (left). The
AFM measurements show nanoparticles that are reported to be smaller in size (2-3 nm)
than those typically produced via chemical vapor deposition. The nanoparticles shown in
the figure appeared to be agglomerated (not separated from each other). The C-V
measurements shown in Figure 1-5 (right) also show characteristics of mixed
electron/hole storage, even at the reported 2-3 nm size scale of the formed nanoparticles.
Examination of the electrical behavior of these devices, however, reveals that more
charge storage due to holes than due to electrons possibly occurred in these devices.
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Figure 1-5: AFM image of silicon nanoparticles (left) produced via ion implantation and subsequent
annealing. The nanoparticles were formed in an SiO 2 matrix. The line profile revealed reported
nanoparticles of 2-3 nm in size. Measured C-V hysteresis characteristics (right) of the fabricated MOS
devices [13]. The measurements exhibited apparent mixed electron/hole storage. Careful examination
shows possibly larger hole storage than electron storage..
1.7 Ideal Nanoparticle Memory Devices
Examination of the memory devices presented in the select examples from the literature
that were fabricated with nanoparticles formed via CVD [12] or ion implantation [13]
revealed several of their potential non-ideality flaws. These flaws appear to be due to the
lack of monodispersity of the formed nanoparticles, their large sizes (at least in the case
of [12]) and the randomness in their distributions and positions. A potentially more ideal
nano-memory cell design could be such as that shown schematically in Figure 1-6. In the
more ideal nanoparticle memory cell, the nanoparticles should be mono-disperse,
positioned at equal distances from the electrodes and of equal enough spacing between
each other to ensure charge retention and performance uniformity across a die/wafer [14].
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Figure 1-6: Schematic illustrating a non-ideal vs. potentially more ideal nanoparticle memory device
cell structure. In the ideal case, the nanoparticles should be of constant size and shape and be
positioned at constant distances from the electrodes.
1.8 Thesis Goals
This research investigates the use of colloidal, highly monodisperse, 1.0 nm silicon
nanoparticles as the charge storage elements for future nonvolatile memory device cell
structures. The research covers the sub-monolayer delivery of colloidal silicon
nanoparticles with control of the density of the distributions via spin-coating directly
above a thin tunneling oxide layer and the material characterization of the resulting films.
Metal-oxide-semiconductor (MOS) capacitor devices that contain 1.0 nm silicon
nanoparticles embedded in their gate-stack were fabricated and electrical measurements
were performed in order to understand the implications of 1.0 nm size on the memory
effect behavior.
1.9 Outline
In chapter 2, device fabrication of MOS capacitors with colloidal silicon nanoparticle
embedded in an Si0 2 the gate-stack is discussed in detail, with focus on the delivery of
the nanoparticles directly above a thin thermal SiO 2 layer via spin-coating. In chapter 3,
electrical measurements are performed in order to understand the memory effect behavior
of the fabricated devices, including the nature of charging, device reliability, and density
control. In chapter 4, analysis of the measured device operation is performed with the aid
of a proposed energy-band diagram of the MOS system that takes into consideration
changes in the electron structure of 1.0 nm silicon nanoparticles due to quantization and
coulomb charging. In chapter 5, devices are designed and constructed based on
theoretical calculations that exhibit more reliable nonvolatile memory operation.
Chapter 2:
Nanoparticle Memory Device Fabrication
In this chapter, the process for fabricating the colloidal silicon nanoparticle memory
devices is discussed in detail. After briefly discussing synthesis related issues of the
silicon nanoparticles for electronic device applications, the chapter focuses on the sub-
monolayer delivery of the nanoparticles directly above a device quality thermal SiO 2
layer via spin-coating from isopropyl alcohol colloids and the subsequent material
analysis of the nanoparticle distributions. Routine device fabrication steps are discussed
further in the Appendix. Silicon nanoparticle synthesis was performed at the Department
of Physics at the University of Illinois at Urbana-Champaign, and device fabrication,
including nanoparticle delivery was performed in the clean-room facilities at the
Microsystems Technology Laboratories in MIT.
2.1 Colloidal, Mono-disperse, Silicon Nanoparticles
2.1.1 Synthesis of Silicon Nanoparticles
The fabrication of memory devices that use colloidal silicon nanoparticle began
with the synthesis of highly mono-disperse (constant-size/shape), colloidal, Si
nanoparticles. The nanoparticles were synthesized via electrochemical etching of device-
quality silicon wafers in a mixture of HF/H20 2 [15]. The colloids are formed in a solvent-
of-choice (e.g. isopropyl alcohol). Following electrochemical etching, the etched wafers
were placed in a solvent and ultra-sonication was used to disperse the nanoparticles to
produce a nanoparticle/isopropanol colloid. At higher electrochemical etching current
densities, nanoparticles of predominantly 1.0 nm in diameter are synthesized. At lower
current densities, nanoparticles of predominantly 2.9 nm in diameter are synthesized.
Intermediately sized nanoparticles of 1.7 nm and 2.2 nm can also be synthesized as a
mixture, but would require post-synthesis separation via, for example, gel-permeation
chromatography. The synthesized nanoparticle sizes have been shown to obey certain
"magic configurations", such as Si2 9H24 for the 1.0 nm nanoparticle [16]. Figure 2-1
shows high resolution transmission electron micrograph (HRTEM) images of the silicon
nanoparticle family formed by the described synthesis process. The crystalline lattice of
larger size nanoparticles, such as the 2.9 nm is easily resolved by HRTEM, however it is
difficult to resolve for the 1.0 nm nanoparticles. A computational prototype of the 1.0 nm
nanoparticle, Si2 9H24 , predicts the existence of only one Si tetrahedral unit with a Si
surrounding shell, and Hydrogen passivation, as seen in Figure 2-2 [16].
Due to their ultra-small size, silicon nanoparticles exhibit ultra-bright
photoluminescence. Photoluminescence for bulk silicon is inefficient due to its indirect
band-structure, however it is highly efficient for silicon nanoparticles, due to significant
modifications to the nanoparticle band-structure in the sub-3 nm size regime, that enable
direct-like emission characteristics [17]. For electronic memory device applications,
bright photoluminescence is a sign of the low defect states in the nanoparticles, hence of
the high material quality.
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Figure 2-1: High resolution transmission electron micrograph (HR-TEM) images of the silicon
nanoparticle family produced via the synthesis technique described in section 2.1.1 [15].
Figure 2-2: Structural prototype of the 1.0 nm silicon nanoparticle (Si 29H24) nanoparticle. The
nanoparticle consists of a Si (dark) tetrahedral core with a Si sorrounding shell and is passivated with
hydrogen (light) [16].
2.1.2 Mass Production Synthesis of Nanoparticles For Wafer-
Scale Delivery
The procedure described in section 2.1.1 for the synthesis of colloidal silicon
nanoparticles can be routinely performed to produce large enough quantities to deliver
sub-monolayer nanoparticle coverages across wafer scale structures (such as 150 mm
substrates). For example, a Si 29H24 (1.0 nm), density of 1012 cm -2 across a 150 mm wafer
would require a total of -1.76x1014 nanoparticles, which is equivalent to -0.2 ptg of
material. The typical quantity of nanoparticles produced with a production cost of only
$1000 is estimated to be enough to cover 200, 150 mm wafers with a nanoparticle density
of 1012 cm-2. The cost of synthesis is not surprisingly inexpensive, as the method uses
bulk silicon wafers as the silicon source and common microfabrication chemicals
(H20 2/HF) and is performed under room temperature conditions. Note that these
estimates assume 100% efficiency in nanoparticle use (i.e. no waste).
2.1.3 Choice of Colloid Solvent: Isopropanol
The solvent chosen for the fabrication of memory devices was isopropyl alcohol
(C3H80). Isopropyl alcohol is a standard solvent used in semiconductor device
fabrication. Its main purpose in CMOS is as a cleanser/solvent. Therefore, the
introduction of isopropanol should not interfere with the CMOS compatibility of the
device fabrication process.
2.2 Uniform Delivery of Silicon Nanoparticles on Device
Quality Substrates using Spin-coating from Isopropyl
Alcohol Colloids
2.2.1 Nanoparticle Delivery Requirements for Memory
Applications
In utilizing silicon nanoparticles for advanced electronic device applications, such as for
charge-based memory [11,18], a key challenge is how to uniformly deliver colloidal
nanoparticles on device quality surfaces [19]. Agglomeration of the nanoparticles may
introduce, for example, nanoparticle-nanoparticle cross-talk which can degrade the
device performance, due to premature charge leakage (i.e. memory loss for a memory
device) as well as performance non-uniformity across the die and wafer.
To circumvent agglomeration or to achieve self-assembly upon delivery from
colloids, the nanoparticles must meet several characteristics including a narrow size and
shape distribution, and a propensity to mono-disperse in an appropriate solvent, i.e., non-
hydrophobic nature. The latter typically requires functionalization of the nanoparticles
with an organic group via the formation of a covalent Si-C bond that can regulate the
inter-nanoparticle and nanoparticle-solvent interactions [20]. However, functionalization
may hamper device operation in regards to the gate insulator integrity by the introduction
of undesired carbon contamination which would require subsequent post-delivery high
temperature annealing/etching to remove. Moreover, self-assembly, using the chemical
interaction between the nanoparticles and the substrate produces a dense layer of
nanoparticles, but memory cell designs require a sub-monolayer [21-24].
In this thesis, spin-coating was utilized to deliver the colloidal silicon
nanoparticles across full 150 mm substrates with control of the nanoparticle density.
Material characterization was performed via spectroscopic ellipsometry, atomic force
microscopy and transmission electron microscopy to study the resulting nanoparticle
distributions and to deduce the state of the delivered film.
2.2.2 Spin-Coating of Silicon Nanoparticles on Device Quality
Substrates
After synthesis of the colloidal nanoparticles, device fabrication began with 150 mm Si
substrates doped with boron at -1015 cm-3. RCA clean was first performed on the
substrates to remove ionic/organic contaminants. After the RCA clean, dry oxidation was
performed to grow a high quality bottom tunneling SiO 2 film. Dry oxidation was done at
atmospheric pressure and at a temperature of 8000C for 20 minutes. Following dry
oxidation, spectroscopic ellipsometry was used on the 150 mm wafer at 50 locations to
measure an average thickness of 4.2 nm of grown thermal oxide.
Following the growth of the bottom tunneling oxide, the next step in device
fabrication was to deliver the 1.0 nm nanoparticle/IPA colloid using spin-coating directly
above the thermal oxide. Because the density of the silicon nanoparticles in the starting
as-synthesized colloid was unknown at this point in the process (it was determined by the
synthesis conditions), several "dummy" wafers (with thermal oxide) were used to
calibrate the density of the starting nanoparticle colloid. Several density calibration
experiments were performed. IPA was added to 10 drops of the nanoparticle/IPA colloid
(each drop containing 0.1 mL) to produce a total volume of 3 mL. The resulting
nanoparticle/IPA colloid was then spin-coated directly over the thermal oxide layer. A
standard variable-speed spin-coater was used. The SiO2 surface was first wetted with
IPA. IPA was dispensed on the wafer at a spin speed of 750 rpm. The spin speed was
then increased to 1500 rpm for 60 seconds to allow for distribution across the wafer. The
spin speed was then reduced back to 750 rpm and the nanoparticle/IPA colloid was
dispensed. The spin speed was increased again back to 1500 rpm for another 60 seconds.
After spin-coating, wafers were taken back for across wafer spectroscopic ellipsometry
measurements to compare the change in the measured thickness of the oxide film after
spin-coating of the nanoparticles.
2.2.3 Across Wafer Spectroscopic Ellipsometry Measurements
of Nanoparticle Distributions Subsequent to Spin-coating
Following spin-coating, spectroscopic ellipsometry measurements were performed again
at 50 locations across the 150 mm wafers. Because potentially more ideal memory device
cell structures (see Fig. 1-7) should require nanoparticle distributions with a sub-
monolayer coverage, and the density of the starting colloid is unknown, ellipsometry
measurements were used as a tool to correlate colloid dilution with a measurable
nanoparticle film thickness, and to deduce the state of the resulting spin-coated film.
Possible film states to be distinguished are: (1) multi-layer, consisting of multiple stacked
layer of nanoparticles (2) single-layer which could be close-packed (high nanoparticle
density) or sub-monolayer (a single layer but with looser density). Upon estimating the
density of the starting colloid, ellipsometry measurements could then be performed after
successive colloid dilutions of the colloid in order to estimate when proper dilution was
achieved to produce potential sub-monolayer coverages of silicon nanoparticles after
spin-coating. Furthermore, controlled experiments could be performed to produce devices
with varying densities of embedded silicon nanoparticles, (i.e. with either high density
packing or low density packing of nanoparticles).
Ellipsometry measurements were performed on a sample wafer after spin-coating
10 drops of colloid. The total film thickness was then measured (i.e. bottom thermal
SiO2+silicon nanoparticles) and was compared to the measurement of the bottom SiO 2
prior to spin-coating of silicon nanoparticles (i.e. with zero-nanoparticles), in order to
deduce the state of the film. In taking the ellipsometry measurements, the silicon
nanoparticle film was treated as an extension of the bottom SiO 2 film. This is a good
approximation, as reflectivity measurements for silicon nanocrystallites in [25] showed a
similar value of the real part of the refractive index n, albeit a modified value of the
imaginary part k between silicon nanocrystallites and SiO 2. Across wafer ellipsometry
measurements of the 10-drop spin-coated sample are shown in Figure 2-3.
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Figure 2-3: Spectroscopic ellipsometery measurements at 50 locations (shown in inset) on 150 mm
wafers of the SiO2 film following spin-coating of 10 drops of as-synthesized colloid. The
measurements showed that potential multi-layer coverage (measured film increase greater than 1.0
nm) was achieved for this case.
A total average film thickness of 6.8 nm (4.2 nm SiO2 + 2.6 nm silicon
nanoparticles) was measured. Because the total increase in the SiO 2 film was greater than
1.0 nm, this suggested that the resulting film after spin-coating with 10 drops of the as-
synthesized colloid produced a type 1 film with multiple layer coatings of nanoparticles
because the density of the nanoparticles in the colloid was potentially too large.
In order to reduce the density of the nanoparticles, and to potentially achieve
lower density sub-monolayer coverage, sample SiO 2 wafers were then used to test the
impact of spin-coating with less than 10 drops of the colloid (i.e. diluted amounts of
colloid). Dilution was performed by using less drops of the starting colloid, but keeping
the total volume of the total nanoparticle/IPA colloid constant (3mL).
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Figure 2-4: Spectroscopic ellipsometery measurements at 50 locations (shown in inset) on 150 mm
wafers of more diluted colloid samples spin-coated (10, 8, and 6 drops). Diluted samples were capable
of producing average film increases of -1.0 nm and less, which is indicative of potential
monolayer/sub-monolayer coverage.
Approximately 5.4 nm and 5.0 nm total average thickness respectively was
achieved with 8 and 6 drop samples respectively. After approaching substrates that
exhibited a 5.0 nm average film thickness (4.2 nm SiO 2 + 0.8 nm silicon nanoparticles),
it is deduced that "monolayer" coverage is most probably achieved because the total film
thickness increase due to the silicon nanoparticles is less than 1.0 nm, (i.e. less than the
size of the 1.0 nanoparticles).
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Figure 2-5: The total measured average film thickness after spin-coating versus the number of drops of
colloid used. The starting SiO 2 layer was -4.2 nm thick. Analysis of the across wafer uniformity of the
film thicknesses, show that the film thickness uniformity is improved upon reduction to "monolayer"
coverages (visible as the reduction in the error bars in the respective film thickness).
After deducing that potential monolayer coverage was achieved via spin-coating,
experiments were designed and performed to produce wafers with even more reduced
densities (potentially loosely-packed sub-monolayers). These experiments showed
average ellipsometry total film thickness measurements of 4.8, 4.6, and 4.4 nm for the 4,
2, and 1 drops samples respectively and will be the subject of device electrical
measurements in chapter 3. Figure 2-4 shows ellipsometry measurements on several
wafers that showed reduction in the density of the delivered nanoparticles and the
possible transition from multilayer, to monolayer, to sub-monolayer coverage upon
dilution of the colloid and subsequent spin-coating across wafer. Figure 2-5 shows
analysis of the uniformity of the film thicknesses across wafer for several colloid
dilutions, demonstrating that the overall uniformity of the nanoparticle film appeared to
be improved upon approaching potentially loosely-packed sub-monolayer distributions.
2.2.4 Atomic Force Microscopy Measurements of Nanoparticle
Distributions on Device Quality Thermal SiO 2
Although spectroscopic ellipsometry measurements provided evidence that sub-
monolayer coverage of silicon nanoparticles was achieved following nanoparticle colloid
dilution and subsequent spin-coating delivery from isopropyl alcohol colloids, Atomic
Force Microscopy (AFM) was next used as an alternative material characterization tool.
AFM allows for direct imaging so that sub-monolayer coverage could be confirmed. In
addition, agglomeration effects and the potential for achieving ordered distributions due
to possible self-assembly effects following spin-coating could also be examined. First,
AFM was used to measure the roughness of the grown SiO 2 bottom tunnel oxide. The
measured roughness was only - 0.3 nm. Figure 2-6 shows an example tapping-mode
AFM image of the SiO 2 thermal oxide layer.
Because it was difficult to routinely resolve the 1.0 nm silicon nanoparticles via
AFM, diluted 2.9 nm spin-coated nanoparticle films (with calibrations performed similar
to the 1.0 nm nanoparticles) were used for AFM measurements. Figure 2-7 shows an
example tapping-mode AFM image of 2.9 nm spin-coated nanoparticles on a SiO 2 tunnel
oxide layer. The image shows that sub-monolayer coverage was achieved in this case.
Also, the nanoparticles appeared to be distributed with low levels of agglomeration (i.e.
the nanoparticles were separated from each other). Some signs of ordering were also
observed, although only predominately in local regions such as the apparent "checker
board' pattern of the positioned nanoparticles that is shown in the figure.
E 25
50
0 25 50
nm
Figure 2-6: AFM image of the thermally grown SiO 2 tunnel oxide layer prior to spin-coating of silicon
nanoparticles. The measured roughness of this device quality thermal SiO 2 layer is only 0.3 nm.
The AFM measured lateral dimension was most likely limited by the tip diameter
which was measured to be -10-15 nm, close to that expected for the cantilevers used.
The AFM-measured vertical height of a nanoparticle is in better agreement to that
expected for these nanoparticles (-3 nm). AFM appeared to have resolved the
nanoparticle size correctly when sufficient inter-nanoparticle distance existed, as was in
this case. Figure 2-8 shows an example AFM line through a single 2.9 silicon
nanoparticle.
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Figure 2-7: Example AFM image of 2.9 nm spin-coated nanoparticles on the SiO 2 tunnel oxide layer.
"Monolayer" coverage was achieved with colloid dilution and the nanoparticles appeared to be
distributed with minimal agglomeration. Some signs of ordering were also observed, although only in
local regions as seen in the near checkerboard pattern of the nanoparticles in this case.
Figure 2-8: Section analysis (line profile) through an individual 2.9 nm silicon nanoparticle. AFM
measurement resolves the vertical dimension correctly (3 nm), however, AFM overestimates the
lateral dimension due to most likely to the tip effect (10-15 nm).
2.2.5 High Resolution Transmission Electron Microscopy
Measurements of Large Densities of Silicon Nanoparticles on
Carbon Coated Grids
Vertical AFM measurements revealed a size of 3 nm for the 2.9 nm nanoparticles,
however, the AFM measured lateral dimension was -10-15 nm, larger than the expected
size. To independently confirm the size of these nanoparticles, a carbon coated TEM grid
was immersed for 10 seconds in the same nanoparticle colloid used for AFM studies (2.9
nm). After the sample (the TEM grid) was pulled out of the colloid, it was set aside to
allow for evaporation of the IPA. High resolution transmission electron microscopy (HR-
TEM) was then performed on this sample in the MIT Center for Materials Science and
Engineering (CMSE). Figure 2-9 shows a representative HR-TEM image. The density of
nanoparticles shown in this image is counted be 1012 cm2.
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Figure 2-9: High resolution transmission electron micrograph (HR-TEM) of predominately 2.9 nm
silicon nanoparticles on a carbon coated TEM grid. The measured size of the nanoparticles from TEM
agrees with the vertical AFM measurement (3 nm). The inset shows a zoom-in of an individual silicon
nanoparticle, with lattice clearly visible. The density of nanoparticles in the image is _1012 cm-2.
HR-TEM at CMSE was capable of observing the crystalline lattice of the
nanoparticles with a lattice spacing of 0.314 nm, thus confirming the nanoparticle
crystalinity. Moreover, the predominant nanoparticle size was measured via HRTEM is
2.9 nm, which is in agreement with the vertical AFM measurements, although not
agreement with the lateral dimension measured by AFM.
2.2.6 Mechanism for Reduced Agglomeration: Atomistic
Simulation of Nanoparticle/Isopropanol Electrostatic Binding
Energy
As to the mechanism for low-levels of agglomeration, it could be caused by a non-
permanent complexing, i.e., attachment of the isopropanol to the nanoparticles [26]. To
discern the plausibility of this mechanism, the GAMESS quantum chemistry package was
used at the University of Illinois to determine the equilibrium geometry of the
nanoparticle-isopropyl alcohol complex using the RHF theory with a 6-311G(d,p) basis
set. The 1.0 nm Si 29H24 nanoparticle (Figure 2-10) structure was used in this calculation
because it is small enough to be amenable to such calculations.
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Figure 2-10: Atomistic simulation using Hartee Fock theory calculates an electrostatic based binding energy
of 0.030 eV for an isopropanol/Si 29H24 complex. This binding energy is larger than room temperature thermal
agitation energy, but is small enough to allow the alcohol to cleanly evaporate after spin coating of the
nanoparticles.
The results gave an electrostatic based binding energy of 0.030 eV. This binding
energy is larger than room temperature thermal agitation energy, but small enough to
potentially allow the alcohol to cleanly evaporate after spin-coating. Each nanoparticle
may accommodate up to six isopropyl molecules in a fully saturated complex. The
average size of the complex was found to be 2 nm across. There has been evidence that
such physio-attachment takes place in a liquid phase at room temperature. When the
nanoparticles are dispensed from the liquid onto the wafer, it was observed that the
alcohol detaches (evaporates) over a time period of -2 minutes at room temperature. This
period can be long enough to mediate the inter-particle interactions required to minimize
nanoparticle agglomeration.
2.3 Post-Nanoparticle-Delivery Device Processing
Following the delivery of silicon nanoparticles via spin-coating, a 10 nm SiO 2 cap layer
was deposited by low-pressure-chemical-vapor deposition (LPCVD). Gate Al films (500
nm) were then deposited by physical vapor deposition (PVD), and capacitors were
defined and chemically etched. Al contact was deposited on the wafer backside and a
forming gas (N2/H2) anneal at 4500 C for thirty minutes completed the fabrication process
flow. Control MOS capacitors were also fabricated in the same batches as the active
devices (nanoparticle containing) by dispensing IPA solution containing zero-
nanoparticles and continuing with the identical fabrication process.
Chapter 3:
Electrical Measurements of Nanoparticle
Memory Devices
In this chapter, the results of electrical measurements performed on the nanoparticle
memory devices fabricated in Chapter 2 are presented. Hysteresis measurements of the
control devices (i.e. with zero-nanoparticles) are first presented and the devices show
low-levels of hysteresis (i.e. a negligible memory effect). C-V hysteresis measurements
of devices with 1.0 nm silicon nanoparticles embedded in SiO 2 show that the mechanism
of programming and erasing is based on persistent pure hole-based hysteresis effects.
Routine nonvolatile memory characterization measurements such as the device
endurance, charge retention were also performed and are presented. The electrical
measurements of the experiments designed in Chapter 2 to control the density of the
incorporated silicon nanoparticles via colloid dilution and subsequent spin-coating are
also shown and exhibited clear correlation between colloid dilution, reduced average film
thickness from spectroscopic ellipsometry measurements and subsequently a reduced
hysteresis effect with lower density of nanoparticles.
3.1 Hysteresis Measurements of the Control Device
(Zero-Nanoparticles)
Electrical measurements of the hysteresis in the capacitance versus voltage (C-V)
characteristics were first performed on a control device. As detailed in chapter 2, the
control devices wafers were processed simultaneously with the active nanoparticle
memory device wafers (i.e. in the same process batches). The only different processing
step between the control and active devices was that the control devices had IPA without
nanoparticles spin-coated directly on top of the bottom tunnel dielectric (i.e. the device
contained zero-nanoparticle density). The final control device was a MOS capacitor with
a composite dielectric stack composed of thermal SiO 2/LPCVD-SiO 2 (see Figure 3-1).
Capacitance-Voltage (C-V) hysteresis measurements of the control devices were
performed at 10 kHz and 1 MHz. Figure 3-2 shows the results of a C-V hysteresis
measurement performed upon sweeping the voltage bias from +8V to -8V forwards and
backwards (as indicated by the arrows in the figure). The control device exhibited a
minimal clockwise hysteresis of only 15 mV under these conditions. Also, the amount of
frequency dispersion, i.e. the difference between the shape of the C-V characteristics
performed at 10 kHz and at 1 MHz is low. The low-levels of hysteresis in the control
devices were also observed up to 16 V gate-biases (the onset of breakdown of the
dielectric stack). Low levels of hysteresis were a confirmation of low-levels of both
possible traps located at the thermal SiO 2/LPCVD-SiO 2 interface and also potential bulk
traps that could be distributed throughout the bulk of the LPCVD-SiO2 film. If the control
device exhibited a large hysteresis, then it would be difficult to isolate the memory effect
due to nanoparticles that were incorporated in the gate-insulator, as the C-V
characteristics would contain non-ideal effects that could plague the ideality. Several gate
stack materials were experimented with during the device fabrication process
development stage including plasma-enhanced chemical vapor deposition (PECVD) and
atomic layer deposition (ALD) high-K dielectrics. It was found from measurements of a
range of these devices that the thermal-SiOz2/LPCVD-SiO2 stack produced C-V
characteristics with the lowest levels of C-V hysteresis and frequency dispersion. PECVD
films were observed to be plagued by large amounts of fixed charge and ALD high-
K with large amounts of bulk-traps (at least observed in the gate-stacks deposited with the
ALD tool available to us). Minimizing the amount of bulk-traps in ALD high-k dielectric
films is currently a topic of extensive research in the literature.
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Figure 3-1: Schematic of the control MOS device. The device consists of a thermal SiO 2/LPCVD
SiO 2 dielectric stack. IPA was spin-coated directly over the thermal SiO2 layer to produce a zero-
nanoparticle device. Devices were processed in the same batches as the nanoparticle-containing
devices.
1000 -- 10 kHz 1000 10 kHz
800 1 MHz 800 1 MHz
LL 600 600
400 400
200 200
0 , , 0
-8.0 -6.0 -4.0 -2.0 0.0 2.0 4.0 6.0 8.0 -3.0 -2.0 -1.0 0.0
Vg (V) Vg (V)
Figure 3-2: Measured C-V hysteresis of the control device (zero-nanoparticles) The control device
exhibits low-levels of hysteresis upon sweeping from +8 to - 8V forward and backwards (left). The
device also exhibits low amounts of frequency dispersion (i.e. the difference in the CV characteristics
between 10kHz and 1 MHz). The image on the right is a close-up view of the measured C-V
hysteresis shown in the left.
3.2 Hysteresis Measurements of the Nanoparticle
Memory Devices
3.2.1 Program and Erase Operation Measurements
After confirming low levels of hysteresis in the control devices under a range of bias
conditions, C-V hysteresis measurements were next performed on an active MOS device
to examine the memory behavior (program/erase operations) due to incorporation of
silicon nanoparticles in the thermal SiO 2/LPCVD-SiO 2 gate-stack. C-V hysteresis
measurements were performed by first measuring the C-V characteristics due to
sweeping the gate-voltage between 0 V to -2 V (forward/backward).
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Figure 3-3: Measured C-V hysteresis uncharged state of an active device that contains 1.0 nm silicon
nanoparticles. Under these conditions (sweeping between 0 V and -2.0 V forward and backward)
negligible hysteresis is measured in the C-V characteristics.
Under these low bias-voltage conditions (see Figure 3-3), the active device had
low-levels of hysteresis, and therefore, these conditions represented the nanoparticle
devices "un-charged" state (where minimal "hysteresis causing" charging of any nature
occurred). Next, C-V hysteresis measurements were performed within the +8 V to -8V
range forward and backwards.
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Figure 3-4: Measured C-V of the active device (containing 1.0 nm silicon nanoparticles) after
sweeping from +8 V to -8V (forward). Upon biasing with these conditions, holes are stored in the
gate-insulator, and is observed as a negative shift in the flatband voltage of the device (programming).
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Upon sweeping from +8V to -8V, there is a near parallel shift in the measured C-
V characteristic in the negative direction (a negative flat-band voltage shift) from the un-
charged state as seen in Figure 3-4. The value of the shift in the flat-band voltage for +8V
biasing is AVFB= -0.8 V for this active device. The negative shift in the C-V is due to hole
(positive charge) trapping/storage in the gate-insulator, as described by equations 6 and
11.
Upon reversing the bias sweep from -8V to +8 V (i.e. in the backward direction),
there was a reduction in the stored positive charge, and hence the flat-band voltage was
observed to shift back towards the device "un-charged" state (see Figure 3-5). Therefore,
from these C-V hysteresis measurements, the storage of holes upon positive
programming biasing (negative flat-band voltage shift) was the observed programming
operation, and the removal of stored holes upon negative bias conditions, was the
observed erase operation of these memory devices with 1.0 nm silicon nanoparticles.
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Figure 3-5: Measured C-V of the active device after sweeping from -8 V to +8V. Under these biasing
conditions, stored holes are removed and there is a near complete return to the uncharged state
(erasing).
3.2.2 Observation of Pure Hole Storage in 1.0 nm System
From C-V hysteresis measurements, the observed program/erase operation of memory
devices with 1.0 nm silicon nanoparticles embedded in a thermal SiO 2/LPCVD SiO 2
gate-stack was based on the storage and removal of holes in the gate-stack. In fact, we
measured the active device hysteresis characteristics up to +/- 16 V and persistently only
observe hole programming/erasing (charging/discharging), and no additional electron
storage. Evidence of electron storage, would be observable as a positive flat-band voltage
shift from the "un-charged" state. For the case of these devices, with 1.0 nm silicon
nanoparticles, such behavior (positive flat-band voltage shift) was not observed. It was
therefore concluded that the 1.0 nm system exhibited pure hole storage as the measured
(observed) memory effect.
Typical silicon nanocrystal based devices examined in the literature with larger
sized silicon nanoparticles/nanocrystals (> 5 nm) exhibited, to the best of our knowledge,
mixed electron/hole storage (both negative and positive flat-band voltage shifting) [12].
Analysis of other devices in the literature with smaller reported size of nanocrystals (2-3
nm) also appeared to exhibit mixed electron/hole storage. Careful examination of the
measured data presented, appeared to show possibly a more dominant effect due to hole
storage rather than electrons [13]. The literature in general is lacking in measured data for
memory devices with sub-3 nm silicon nanoparticles, as typical synthesis techniques, via,
for example, CVD produced typically larger size nanoparticles (> 5-10 nm) and with low
mono-dispersity. Therefore, the results shown in this thesis, appear to be the first
controlled study of the impact of 1.0 nm size on the memory device behavior, and the
first observation, to the best of our knowledge, of pure hole storage characteristics in a
MOS system.
3.2.2 Comparison of Memory Device Measured C-V with an
Ideal C-V Simulation
The similarity in the shape of the C-V characteristics of the active (nanoparticle-
containing) and control (zero-nanoparticle) devices suggested that interface states which
could be located at or near the Si/SiO 2 interface have a minor effect on the (hysteresis)
memory effect exhibited in the active device. Moreover, the fact that the control devices
exhibited a negligible hysteresis and that active devices exhibited significant hysteresis
are in support of the memory effect being directly due to the silicon nanoparticles
embedded in the gate-insulator. An ideal MOS C-V simulation assumes that the device
has zero interface state traps. Simulations were performed using the device simulator
package ISE-Dessis [27] to simulate an ideal MOS structure C-V characteristic.
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Figure 3-6: Comparison of measured C-V characteristics with an ideal C-V simulation (performed
using the ISE-Dessis device simulation package). The simulation assumed zero interface states and
showed the well-behaved nature of the measured characteristics, thus indicating the high quality of the
composite dielectric that included incorporated silicon nanoparticles.
A C-V simulation was performed by solving the Poisson equation for a MOS capacitor to
calculate the charge on the gate electrode as a function of the gate voltage The C-V curve
is then calculated by taking Cgg=dQg/Vg. Corrections were performed using the density
gradient model to account for quantization effects.. The simulated MOS capacitor had a
total SiO2 thickness of 14.2 nm to represent the combined thicknesses of the entire
thermal SiO 2/LPCVD- SiO 2 insulator stack. Figure 3-6 shows the comparison. The good
agreement between the measured C-V and the ideal simulation demonstrates the well-
behaved nature of the characteristics in the nanoparticle containing devices.
3.3 Endurance Measurements
After examining the observed memory effect behavior (pure hole storage) of the
nanoparticle memory devices by measuring the C-V hysteresis characteristics of the
devices over a range of biasing conditions, endurance measurements were next
performed. An endurance test is one quantifiable measure of the memory device
reliability. An endurance measurement was performed by repeatedly performing the
program/erase operations and subsequently re-measuring the C-V hysteresis window
after a number of cycles. In the case of these nanoparticle memory devices, this
measurement involved the repeated storing and removal of holes by alternating
positive/negative voltage (program/erase) biasing. For a viable nonvolatile memory
technology, the device must be able to withstand >10 5 program/erase cycles and still
maintain an adequate hysteresis window in the C-V characteristics (i.e. to maintain
distinct program and erase states).
C-V characteristics were first measured on a virgin nanoparticle device (i.e. not
measured before) between 0 V and -2 V to measure the devices "un-charged" state. Next,
the device was repeatedly programmed and erased by biasing the gate-electrode with
sequential 35 msec +7/-7 program/erase pulses. After a certain number of program/erase
cycles, the hysteresis window was re-measured to determine the program and erase states
of the device after repeated cycling. Figure 3-7 shows the results of an endurance
measurement on a nanoparticle sample that was processed using 4 drops of colloid. The
measurement was performed up to -105 cycles. And as can be seen, a good memory
window is still present. The programmed state is reduced by -0.1 V. The erase state
shows an initial increase but then decreases close to the initial state value.
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Figure 3-7: Measured result of the endurance characteristics of an active device that contained 1.0 nm
silicon nanoparticles. The device maintained a good memory window after -105 program/erase cycles.
3.4 Charge Retention Measurements
After measuring the endurance characteristics of the nanoparticle memory devices,
charge retention measurements were performed next. The charge retention time of a
memory device is the charge loss rate (in this case for holes) with the power to the device
turned off A charge retention measurement is therefore a measure of the non-volatility
of a memory device. A viable nonvolatile memory technology device must meet the
minimum 10-year retention time requirement, which requires that only 25% of the stored
charge can be lost in 10 years with the power supplied to the device off In addition to
evaluating the viability of a memory device in regards to its nonvolatile nature, a charge
retention time also can provide for useful information about the energy levels where the
charge is stored (for nanoparticle memory devices).
For the nanoparticle memory devices, the charge retention measurements were
performed by first measuring a virgin device between 0 V and -0.5 V to measure (read)
the device un-charged state. The value of -0.5 V was chosen, in contrast to -2 V, that was
used in the prior measurements of the program/erase operations in order to minimize the
voltage bias used for "reading" the memory state, as the charge retention measurement
should represent the charge loss rate with the power off (though for MOS capacitors a
voltage must be used for reading). Read measurements were experimented with at
voltages greater and less than -0.5 V and it was found that -0.5 V provided for a measure
of the charge-loss rate with minimal impact of the measurement biasing. After measuring
the "un-charged" state of the device, an active device was programmed with 5.0 V bias
(for 35 msec) to cause storage of holes with a voltage shift of -0.15 V. The programming
time and magnitude were limited for retention time measurements, so as not to cause
large amounts of stress to the gate-insulator stack. Following programming, read C-V
measurements (OV to -0.5 V) were performed as a function of time to measure the
remaining voltage shift as a function of time (hence the degree of charge retention/non-
volatility).
Figure 3-8 shows the results of a charge retention measurement for the 2 drop
sample which had a bottom tunnel oxide thickness of 4.2 nm. The measurement showed a
charge decay rate of - 0.2 V/dec. The measurements revealed that 25% charge loss
should occur in 100s. By extrapolating (dotted) the charge loss rate, full charge should
occur in one-year. A (dashed) line has been added to denote the required 10 year charge
retention characteristic for this amount of voltage shift (hysteresis window).
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Figure 3-8: Results of a charge retention measurement on a device with 1.0 nm silicon nanoparticles.
The device had a bottom tunneling oxide of 4.2 nm. The device showed a fast charge loss rate. 25 %
charge is lost in 100 s. Extrapolation indicates that full charge loss should take 1 year to occur. Also
shown in the figure is the charge loss rate that would have to be required in order for the device to
exhibit a charge-loss rate which would be suitable to pass the 10 year retention time requirement test.
3.5 Measurement of the Programming and Erase
Speeds
3.5.1 Program Speed Measurement
Another important metric for a nonvolatile memory device is the amount of time required
to perform the programming operation. The programming time of nanoparticle devices
was measured. An HP 8110A pulse generator was used. The pulse generator can produce
a minimum pulse width of 2.4 ns. Prior to applying the pulse, a virgin device is tested to
measure the uncharged state (from 0 to -2 V). A programming pulse is then applied, and
the device was re-measured from 0 to -2 V to measure the amount of flat-band voltage
shift as a function of the programming time. Figure 3-9 shows the results of the
measurement on an active nanoparticle device. Also shown in the inset is the same data
plotted as the percent charge storage versus time. At 2.4 ns, the minimum pulse width of
the instrument, - 50% of the charges (holes) are programmed.
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Figure 3-9: Measurements of the programming speed of a nanoparticle containing device. At 2.4 ns
programming time (+8V) -50% of the total hole charge is stored.
3.5.2 Erase Speed Measurement
Measurements of the erase speed (i.e. the time it takes to remove the stored holes by
applying an erase pulse voltage) were attempted. In contrast to the measurement of the
programming speed, measurement of the erase speed requires first programming the
device. After programming, there is intrinsic charge loss in the system, as measured via
the retention test. Therefore, it is difficult to accurately assess the erase speed in these
MOS devices without proper equipment that would allow for dynamic switching between
programming/erasing and re-measuring the erase state. These types of measurements are
routinely performed for MOSFET devices with a switch box to switch between
program/erase pulsing and current versus voltage measurements of the resulting states.
3.6 Impact of Colloid Dilution on the Extracted Stored
Hole Charge Density
Devices were measured that incorporated varying nanoparticle densities. Devices with
(expected) varying nanoparticle density were fabricated, as described in chapter 2, via
successive dilution of the starting nanoparticle colloid. The density of spin-coated
nanoparticles was expected to be reduced upon successive dilution of the colloid based
on across-wafer ellipsometry measurement that showed a successive reduction in the
average film thickness of the nanoparticle layer with successive dilutions of the colloid
prior to spin-coating.
The amount of voltage shift due to programming was measured as a function of
the applied programming voltage for devices with 0, 1, 2 and 4 drops of the 1.0 nm
silicon nanoparticle colloid. First, devices were measured under un-charged conditions
(OV to -2 V). Next a programming voltage was applied for 35 msec for varying values of
the programming voltage. After programming, the amount of shift in the flat-band
voltage was determined by re-measuring the device from OV to -2 V (read). The results of
this measurement are shown in Figure 3-10 for devices that contained various amount
(drops) of colloid. The control samples (i.e. the 0 drop sample) exhibited low-levels of
charge storage (hence minimal flat-band voltage shift) over the full range of
programming voltage up to 16 V.
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Figure 3-10: The control samples (i.e. the 0 drop sample) exhibited a minimal charge storage (hence
voltage shift) over the range of programming voltage up to 16 V. Devices with increasing
nanoparticle density (increased number of drops of colloid) showed increased voltage shift following
programming, hence an increased nanoparticle density. At high voltages > 10 V the amount of voltage
shift was observed to saturate with programming voltage.
Devices with increasing (expected) nanoparticle density (i.e. with increased
number of drops of colloid spin-coated) showed increased voltage shift following
programming with the same programming voltage, hence an increased hole storage
density. At high voltage > 10 V the amount of voltage shift was observed to saturate with
increasing programming voltage. The sample with 4 drops showed a maximum voltage
shift of -1.2 V (hence hysteresis window) at the saturated value. Figure 3-11 shows the
measured voltage shift plotted versus the number of drops of colloid for different values
of the programming voltage. The amount of voltage shift increased with a
linear/sublinear dependence with the number of drops of colloid, which shows that
control of the density of nanoparticles (measured electrically as stored charge density and
via ellipsometry as an increase in the film thickness) with colloid dilution was possible.
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Figure 3-11: The measured voltage shift versus the number of drops of colloid at different values of
the program voltage (left). The measured voltage shift is observed increases with a linear/sublinear
dependence with the number of drops of colloid spin-coated.
By using equation 11, the density of stored charge was extracted versus the
number of drops of colloid based on the maximum voltage shift at saturation conditions
and is plotted in Figure 3-12. There is a near linear increase in the extracted stored hole
charge density between 1 and 2 drops and a sub-linear increase from 2 drops to 4 drops.
The linear/sublinear dependence could suggest that each nanoparticle is only charged
with a single charge (assuming a linear increase in the density of nanoparticles with the
number of drops spin-coated).
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Figure 3-12: The density of stored charge was extracted versus the number of drops of colloid based
on the maximum voltage shift at saturation (right) using equation (11). There was a near linear
increase in the stored charge density between I and 2 drops and a sub-linear increase from 2 drops to 4
drops. The extraction assumed one hole stored per nanoparticle.
3.7 Across Wafer Uniformity of Measured Hysteresis
As discussed in Chapter 3, the process used to synthesize the silicon nanoparticles
produces large enough quantities to deliver "monolayer" coverage across full >150 mm
substrates. Spectroscopic ellipsometry measurements across the full wafers showed
uniformity in the measured thickness of the nanoparticle film across the wafers. AFM
measurements using 2.9 nm nanoparticles at different locations across the wafers also
showed that the distributions exhibited low-levels of agglomeration and the potential for
ordering in some select local regions. Measurements were performed of the electrical
programming characteristics on 15 dies at different locations across a 150 mm wafers
(see inset of Figure 3-13). Across wafer hysteresis measurements provide further insight
on the nanoparticle distribution uniformity across wafer. A device on each die was
programmed with +8 V programming voltage and the amount of voltage shift was
recorded and plotted as a histogram, as shown in Figure 3-13. The peak of voltage shift
was -0.54 V and there was a 53 mV standard deviation across the 15 dies sampled.
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Figure 3-13: Statistical distribution of the voltage shift after programming at 15 different dies (shown
in the inset) for the 3 drop sample. The peak of voltage shift is -0.54 V, and there is a 53 mV standard
deviation across wafer for these dies.
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Chapter 4
Analysis of Memory Device Operation
Behavior
In chapters 2 and 3, the fabrication process and electrical measurements of MOS memory
devices that incorporated colloidal 1.0 nm silicon nanoparticles was investigated. It was
observed via C-V hysteresis measurements that the memory devices that contained 1.0
nm silicon nanoparticle exhibited pure hole storage as the measured ob served memory
effect. In this chapter, the device operation behavior is analyzed by employing the aid of
a proposed energy-band diagram for the MOS system that takes into consideration the
changes in the electronic structure of silicon nanoparticles at the 1.0 nm size scale (due to
quantization and coulomb charging). Based on this analysis, the nature of charging, hole
type versus electron type was understood to possibly occur due to the characteristics of
ultra-small 1.0 nm silicon nanoparticles: large energy gap, large charging energy, and
consequently a small electron affinity. Furthermore, mechanism for the programming and
erasing operations are discussed.
4.1 Construction of Energy-Band Diagram of MOS
System with 1.0 nm Silicon Nanoparticles
In chapter 3 it was shown via electrical measurements of the C-V hysteresis
characteristics that the MOS devices with 1.0 nm silicon nanoparticles embedded in a
thermal SiO 2/LPCVD-SiO 2 gate-stack exhibited pure hole storage as the observed
memory effect behavior. In order to assist in understanding the charging mechanism
further, the aid of energy band diagrams was employed [18]. The formulation of a unique
energy band diagram for the Al/SiO2/Si 29H24/SiO 2/p-Si system required knowledge of
parameters including the energy-gaps, electron affinities, and work functions of Al, SiO 2,
bulk-silicon, and, 1.0 nm silicon nanoparticles (Si 29H24). In regards to bulk-silicon, SiO 2,
and Al, these parameters are well documented in the vast topical literature. Bulk silicon
has an energy-gap, Eg_bulksilicon=l.1 eV, an electron affinity X_bulk_silicon " 4.04 eV (the
energy difference between the conduction band edge Ec and the vacuum level Eo), and a
work-function Wkbulksilicon=4.9 eV, which is the energy difference between the femi level
EF and the vacuum level, hence a function of the doping level. In the devices fabricated
in chapter2, p-Si substrates were used with boron doping levels of 1015 cm3 . SiO 2 has a
typically reported band gap of Eg_sio2 = 8 eV, and a small electron affinity X_SiO2 of 0.95
eV. Aluminum has a work-function Wk_Al = 4.1 eV.
At the 1.0 nm size scale, there are significant changes that occur to the electronic
band-structure of silicon nanoparticles. The main changes in silicon nanoparticle band-
structure of interest for creating the energy band diagram for the MOS system are to the
energy gap, electron affinity and work function.
It is well known that size reduction (below the Bohr radius for a material) causes
significant changes to the electronic structure of a nanoparticle. However, general trends
of electronic structure change due to size reduction are inefficient for the purpose of the
accurate construction of the proposed energy band diagram for the MOS memory system.
In fact, the degree of electronic structure change in nanostructures, in general, is strongly
dependent on the unique material-type, size, and the exact placement/coordinates of
atoms. Therefore, it is necessary to use electronic structure parameters for 1.0 nm silicon
nanoparticles available either from direct measurements and/or theoretical atomistic
calculations.
4.1.1 Measurements of the Energy-Gap for 1.0 nm Silicon
Nanoparticles
The dominant consequence to electronic structure due to size reduction of a nanoparticle
is an increase in the energy-gap of the nanoparticle material. Accurate knowledge of the
size of the energy-gap for a unique nanoparticles required extraction from direct
measurements of the material and/or insight from atomistic theoretical
calculations/simulations.
The excitation and emission optical spectroscopy measurements for 1.0 nm
silicon nanoparticles (Si 29H24) shown in Figure 4-1 [28] revealed the difference in the
highest unoccupied molecular orbital (HOMO), and the lowest unoccupied molecular
orbital (LUMO), hence the energy-gap, where the former is analogous to the valence
band edge, and the latter to the conduction band edge. The measurements for the 1.0 nm
(Si29H24) revealed a HOMO-LUMO gap (energy-gap) of 3.5 eV, which is significantly
larger than the energy-gap of bulk-silicon. The other size nanoparticles in the synthesized
silicon nanoparticle family (1.0, 1.67, 2.15, 2.9 nm) have measured energy gaps of (3.5,
2.6, 2.4, 2.1 eV) respectively.
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Figure 4-1: Measurements of the energy gap of silicon nanoparticles vs. their size (from Refl27]). The
measurements were performed by measuring the excitation and emission spectra. The results show
that for 1.0 nm silicon nanoparticles the energy-gap is significantly larger (3.5 eV) than for bulk
silicon (1.1 eV).
4.1.2 Measurements of the Coulomb Charging Energy for 1.0
nm Silicon Nanoparticles
A further consequence of size reduction for a nanoparticle is an increase in the coulomb
charging energy. The coulomb charging energy is the additional energy required to add a
single charge (electron or hole) to a nanoparticle. The coulomb charging energy is an
electrostatic parameter and can be expressed as q2/C. where is C is the capacitance of the
nanoparticle, and q is the electronic charge. For a spherical nanoparticle, C=4rcEr, where
sis the dielectric constant, and r is the radius of the nanoparticle. Therefore, with size
reduction there is a decrease in the nanoparticle capacitance and hence an increase in the
coulomb charging energy. In fact for ultra-small nanoparticles, the coulomb charging
energy can be on the order of eV's, much larger than the room temperature thermal
agitation energy (kT=0.0259 V), where k is the Boltzmann constant, and T is the
temperature, 300 K.
Experimentally, the coulomb charging energy can be measured for a single
nanoparticle on a substrate via scanning tunneling spectroscopy (by measuring the
current vs. voltage characteristics between the STM tip and the substrate). Measurement
data of the current-voltage characteristics for a single nanoparticle can be used to extract
the additional voltage required to begin current conduction (this value is typically called
the coulomb gap for a nanoparticle). From the measurement of the coulomb gap, the
value of the coulomb charging energy for a single nanoparticle can be extracted through
careful analysis of the characteristics.
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Figure 4-2: Measurements of the charging energy of silicon nanoparticles vs. their diameter (taken
from Ref [30]). The measurements were performed via ultra-high vacuum scanning tunneling
spectroscopy. 1.0 nm silicon nanoparticles have a measured coulomb charging energy of 1.8 eV,
which is much larger than the room temperature thermal agitation energy (kT=25 meV). The charging
energy for ultra-small nanoparticles is large due to the ultra-small capacitance of a nanoparticle at
these size scales.
Figure 4-2 shows direct measurements of the charging energy for the individual
silicon nanoparticles that were shown in Figure 2-1. The measurements were performed
in an ultra-high vacuum scanning tunneling microscope at the (UHV-STM) [30]. A
significant charging energy of- 1.8 eV was extracted for the 1.0 nm silicon nanoparticle.
4.1.3 Atomistic Simulations of the Electronic Structure for 1.0
nm Silicon Nanoparticles
There is currently extensive research in the use of ab-initio atomistic theoretical
calculation techniques, such as via quantum monte-carlo (QMC) and density functional
theory (DFT) to study the electronic-structure properties of nanomaterials. In particular,
there are many atomistic studies for silicon nanoparticles in the (1.0-3.0 nm) size range.
In particular, the Si29H24 nanoparticle (which was used in our MOS memory device)
provides an excellent platform for the study of atomistic physical models because optical
and electronic measurements are readily available that can now be compared to the
theoretical calculations using various models.
For example, Melinkov et. al [30], calculated the electron affinities and work-
functions for silicon nanoparticles of less than 3 nm in diameter. They calculated an
electron affinity of only 0.9 eV for 1.0 nm silicon nanoparticles, which is significantly
reduced from the value of 4.04 eV for bulk-silicon. They also calculated a large increase
in the work function for 1.0 nm silicon nanoparticles. The calculations of the electron
affinities and work-functions for silicon nanoparticles as a function of size shown in
Figure 4-3. The calculations are in agreement with the trends from direct measurements
that showed large increases in the energy-gap and coulomb charging energy for 1.0 nm
silicon nanoparticles.
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Figure 4-3: Atomistic calculations of the electron affinity (upper curve) and ionization energy (work
function) of silicon nanoparticles a function of their size. With size reduction to 1.0 nm in diameter
(0.5 nm in radius), the electron affinity of silicon nanoparticles is much reduced from bulk silicon and
approaches that of SiO 2 (- 1 eV). The significant decrease in the electron affinity is in agreement with
measurements that show a large energy gap and a large coulomb charging energy for 1.0 nm silicon
nanoparticles [30].
4.14 The Proposed Energy-Band Diagram for the MOS System
with 1.0 nm Silicon Nanoparticles
Figure 4-4 shows the constructed proposed energy band diagram for the MOS system
with 1.0 nm silicon nanoparticles embedded in SiO 2. The values shown for the energy-
gap and charging energy for the 1.0 nm silicon nanoparticles were used from those of the
direct measurements via photoluminescence and UHV-STM measurements. The final
energy-band lineup (which requires the electron affinity and work-function) were
determined by applying an equal partition in the increase of the energy gap from bulk
silicon for a 1.0 nm silicon nanoparticle to both the valence and conduction bands
respectively. This is a good approximation for 1.0 nm silicon nanoparticles, because at
this size scale, the "effective mass" (which is not a totally valid concept at this size scale)
for electrons and holes have been reported to become similar [29]. Moreover, by applying
an equal partition to both valence and conduction bands, the resulting electron affinity is
- 1.0 eV, is similar to those values reported via atomistic techniques.
In chapter 2, it was observed via electrical measurements of the C-V hysteresis
characteristics, that the MOS memory devices with 1.0 nm silicon nanoparticles exhibited
pure hole storage as the memory effect behavior. This lack of electron storage in the
embedded nanoparticle could be the result of a small or non-existing, conduction band-
offset between 1.0 nm silicon nanoparticles (Si 29H 24) and SiO2. The conduction band-
offset is expressed commonly as the electron affinity difference between the two
materials AEc = i.0 nmsiliconnanoparticle- XSiO2. A conduction band-offset between the two
materials would be required in order to store electrons in the system. However, for the 1.0
nm system, the electron affinities of both silicon nanoparticles and SiO 2 have been
reported to be both small and very similar in magnitude. 1.0 nm silicon nanoparticles
have a large energy gap, large charging energy, and consequently a small electron affinity
which could prevent electron storage in the system. On the other hand, from the proposed
energy band diagram for the system there still should exist a valence band offset between
1.0 nm silicon nanoparticles and SiO 2. It is well known for bulk-silicon/ SiO 2 that there is
an asymmetry in the conduction band-offset and valence band-offset. For bulk-
silicon/SiO2 the typically reported conduction band-offset AEc is 3.15 eV whereas the
valence band-offset AE, is 4.7 eV. Due to this asymmetry, the resulting valence band-
offset for 1.0 nm silicon nanoparticles and SiO 2 is found to possibly to be on the order of
1.7 eV. The existence of this valence band-offset may possibly support the observed hole
storage in the case of 1.0 nm silicon nanoparticles, however the possible absence of a
conduction band-offset might cause the inhibition of electron storage.
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Figure 4-4: Proposed energy band diagram of the MOS memory system with 1.0 nm silicon
nanoparticles embedded in an SiO2 gate stack. In the energy band diagram, the changes due to
quantization and the charging energy of 1.0 nm silicon nanoparticles are included with the values
taken from those of direct measurements. Based on the energy-band diagram hole storage may be
supported with a valence band offset of 1.7 eV, while electron storage may be inhibited due a small or
non-existing conduction band offset.
4.6 Extraction of the Silicon Nanoparticle/SiO z Valence
Band-Offset From Charge Retention Measurements
Charge retention measurements for stored holes in the 1.0 nm silicon nanoparticle system
embedded in a thermal SiO 2/LPCVD-SiO 2 gate stack were performed in chapter 3.
Careful measurements were performed to minimize the impact of the measurement bias
on the measured charge retention characteristics. The measured charge retention
characteristics showed that 25% of the stored charge loss occurred in -100 seconds with
a 4.2 nm bottom tunneling oxide layer. It was extrapolated that full charge loss should
occur in 1 year. Compagnoni et al [31] performed theoretical calculation to extract the
retention time (for 25% loss) as a function of the energy barrier offset for stored charge to
be lost via tunneling of the charge back to the substrate. Their calculations were
performed on a device geometry with a similar oxide thickness (4 nm), and utilized the
WKB approximation (see chapter 5) to compute the tunneling probabilities to derive a
tunneling current. From the calculated tunneling currents, the drop off in charge stored
versus time (hence retention time) was extracted. Although, their calculations were not
performed for quantized nanoparticles, quantization effects were included to first order
by assuming varying energy barriers for tunneling, which would be the case for
nanoparticles which have enlarged energy gaps, such as the 1.0 nm nanoparticles used in
this study. The theoretical calculation results are reprinted from the publication in Figure
4-5. A (dotted) line is added to the figure as an extrapolation of their calculations to
extract an energy barrier offset for our system (which had 25% charge loss occurring in
100 seconds). The energy barrier extracted from extrapolation of their calculations to the
retention time that was measured (for the MOS memory system with 1.0 nm silicon
nanoparticles) is 1.5 eV. This extracted energy barrier is on the order of the valence
band-offset determined from the energy band analysis shown in the proposed energy
band diagram that took into consideration changes in the electronic structure of 1.0 nm
silicon nanoparticles due to quantization and coulomb charging.
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Figure 4-5: Theoretical retention time vs energy barrier from Compagnoni et. al [31], for an SiO 2
thickness of 4 nm, which is similar to that in the MOS devices fabricated in chapter 2. By
extrapolating these theoretical results to the retention time that we observe for our system (25% charge
loss in 100 seconds), an energy barrier of -1.5 eV is extracted which is on the order of our analysis
that takes into account the increase in the energy gap to 0-D quantization and an increase in the
chargine enerav.
4.6 Energy-Band Diagrams with Program and Erase
Biasing
4.6.1 Possible Mechanism for Program Operation (Emission of
Electrons from 1.0 nm Silicon Nanoparticles)
Measurements of the C-V hysteresis characteristics showed that MOS devices with 1.0
nm silicon nanoparticles exhibited pure hole storage as the observed memory effect.
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Moreover, measurements of the retention time and comparison with theoretical models of
retention behavior have shown that the valence band-offset between SiO 2 and 1.0 nm
silicon nanoparticles is most likely on the order of 1.5-1.7 eV. This value is in agreement
with energy band analysis of the MOS system that takes into consideration changes in the
electronic structure properties of 1.0 nm silicon nanoparticles at the 1.0 nm size scale
(large energy-gap, large charging-energy, and consequently a small electron affinity).
Furthermore, measurements of the programming time of the MOS memory devices
revealed that programming takes place via an ultra-fast process, only requiring 2.4 ns for
completion of 50% of the total hole charging process with a program voltage of 8.0 V. To
analyze the programming behavior further, an energy-band diagram for the MOS system
was constructed under programming conditions (i.e. under positive gate bias conditions).
The energy-band diagram is shown in Figure 4-6.
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Figure 4-6: Proposed energy band diagram of the MOS memory system with 1.0 nm silicon
nanoparticles embedded in an SiO 2 gate stack under positive programming biasing. Based on this
diagram, it is possible that electrons are emitted from the conduction band or valence-band of the
nanoparticle to the gate electrode. The emission of electrons would thus leave the nanoparticle
positively charged (stored hole). Emission from the conduction band is more consistent with
measurtements of the fast programming time.
Based on the energy-band diagram under programming conditions, there are two
likely direct possible pathways for hole charging of the nanoparticles is via electron
emission from the nanoparticles. One pathway is emission of an electron from the
valence band of the nanoparticle and the other pathway is emission of the electron from
the conduction band. Under the scenario of emission from the valence band the electron
would encounter a large energy barrier for tunneling and a large tunneling distance
wheras under the scenario of emission from the conduction band the emitted electron
would not encounter a significant barrier for tunneling to the gate electrode, and thus the
programming operation would likely occur at very fast rates such as those measured for
the programming time in Chapter 3. It is possible that if the top oxide was very leaky that
the electron could be emitted more easily from the valence band. Measurements of the
current vs. voltage and capacitance vs. voltage (shown in chapter 3) characterisitics show
that the device has low leakage. Also, TEM analysis shows the the top oxide is of similar
density to the bottom thermal oxide and that pores are not seen over dozens of regions
analyzed from TEM. Furthermore, as will be discussed in chapter 5 in more detail,
experiments have shown that the bottom tunneling oxide (the thinner oxide) and not the
top oxide, is the dominant pathway for the loss of charge in the system (which sets the
retention time) in these devices.
4.6.1 Possible Mechanisms for Erase Operation
After removal of an electron from 1.0 nm silicon nanoparticles to produce a nanoparticle
hole state by applying a positive programming bias it was observed via measurements of
the C-V hysteresis characteristics that application of a negative erase bias allowed for
removal of stored holes and hence a return back to the original uncharged state. The
energy-band diagram for the MOS system with 1.0 nm silicon nanoparticles in the erase
state is shown in Figure 4-7. The erase state is the state of the device with a negative
erase bias and the nanoparticle in a hole state. When the nanoparticle is in a hole state,
the electron affinity is increased to favor electron return to the nanoparticle.
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Figure 4-7: Proposed energy band diagram of the MOS memory system with 1.0 nm silicon
nanoparticles embedded in an SiO 2 gate stack under negative erase bias conditions. Based on this
diagram, it is possible that electrons were re-introduced into the nanoparticle from the Al gate, or also
that the stored holes could be removed from the valence band of the nanoparticle to return the
nanoparticles to their uncharged state.
Looking at the energy band diagram in Figure 4-7 under reverse bias conditions it is
possible that an electron is injected from the gate electrode to the conduction band of the
nanoparticle. The electron could then recombine with the stored hole to return the device
back to the uncharged state. Alternatively, it is also possible that a stored hole could be
removed from the valence band of the nanoparticle as shown by the arrows in the figure.
Chapter 5
Design of Nonvolatile Memory Devices
with Long Retention Time: Theoretical
and Experimental
In chapter 3 electrical measurements of the MOS memory devices with 1.0 nm silicon
nanoparticle were performed. It was shown that the devices (with a 4.2 nm bottom
tunneling oxide) had a charge retention characteristic where 25% of the stored hole
charge was lost in 100 seconds. It was shown by comparison of the measured data to
theoretical calculations of retention time in the literature that the valence band-offset for
hole storage for silicon nanoparticles in an SiO 2 matrix was likely on the order of 1.7 eV.
In this chapter, calculations are first performed to compute the tunneling probability as a
function of the bottom tunneling oxide thickness, to determine theoretically the thickness
of the bottom SiO 2 tunneling oxide that would be required to ensure a 10 year retention
time characteristic. Following this analysis, several batches of devices were fabricated
using the same process flow described in detail in chapter 2, to process devices with
varying bottom tunneling oxide (to modulate the tunneling distance). Measurements of
the retention time in these devices show that with a bottom SiO 2 tunneling oxide
thickness of 8.0 nm, that a 10 year retention time characteristics can be achieved.
5.1 Calculations of the Tunneling Probabilities with
Varying Bottom Film Thickness Using the WKB
Approximation (Theoretical)
The theoretical calculations in [31] show that a 4.0 nm bottom SiO 2 tunneling oxide
would require a 3.5 eV energy barrier for stored charge to achieve the 10 year retention
time requirement for nonvolatile memory device technology. In the MOS system with 1.0
nm silicon nanoparticles, it is most likely that the energy barrier for stored holes is on the
order of 1.7 eV. Therefore, a thicker SiO 2 bottom tunneling oxide thickness would be
required to achieve the 10 year retention time requirement for 25% loss in the stored hole
charge. In order to more accurately predict the necessary SiO 2 bottom tunneling oxide
thickness tunneling calculations were performed using the WKB approximation to first
calculate the tunneling probabilities with varying bottom tunneling oxide. The WKB can
be expressed as
(12)
-2 qm (V(X)-E) dx
T=e 0
In this expression, T is the tunneling probability (between 0 and 1), x is the
thickness of the bottom SiO 2 layer, V(x)-E is the energy difference between the stored
charge, V(x), and the energy barrier, E, which for the case of these devices is the energy
band-offset. m* is the effective mass for carriers and h is the Planck constant. The
integration is performed for varying tunneling oxide thicknesses and varying energy
band-offsets (energy barriers for tunneling) and the results of the tunneling probabilities
are shown n Figure 5-1.
From calculations of the tunneling probability the total "retention-time" of the
device is still not known. However, from the retention time calculations in [31], it is
calculated that with a 4.0 nm tunneling oxide thickness and a 3.5 eV energy barrier for
tunneling a 10 year retention time should be achieved. A line is added to the figure to
denote this value of the tunneling probability to achieve a 10 year retention time. Based
on this tunneling probability, it is expected that with an energy barrier for tunneling of
1.7 eV (which is the energy barrier for stored holes with SiO2), a tunneling oxide
thickness of 6.0 nm would be required to achieve the 10 year retention time characteristic
for the MOS system with 1.0 nm silicon nanoparticle embedded in SiO2.
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Figure 5-1: Calculations of the tunneling probabilities versus the barrier height for varying SiO2
bottom tunneling oxide thickness. A line is drawn to mark the requirements for 10 year retention time
(based on the calculations in [31]). From these calculations, it is expected that a bottom SiO 2 tunneling
thickness of 6.0 nm should be required to achieve the 10 year retention time requirement with 1.0 nm
silicon nanoparticles.
5.2 Experimental Results of Measured Retention Time
with Varying Bottom Oxide (SiO2) Thickness
Several more batches of experimental devices using the process described in chapter 2
were constructed to experimentally measure the retention time for 1.0 nm silicon
nanoparticles embedded in a MOS system as a function of the thickness of the bottom
SiO 2 tunneling oxide thickness. Several substrates were prepared. Dry oxidation was
performed for varying times to produce bottom SiO2 film thicknesses of 4.5, 6.0, and 8.0
nm. Following oxide growth a calibrated amount of silicon nanoparticles were spin-
coated on the substrates to produce sub-monolayer coverage (as described in chapter 2).
A 10 nm LPCVD SiO 2 capping layer was deposited and device fabrication was
completed. As described in chapter 3, measurements of the retention time were
performed as a function of the thickness of the bottom SiO2 tunneling oxide thickness.
The results are shown in Figure 5-2 for these new batches of devices.
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Figure 5-2: Retention time measurements as a function of the bottom SiO2 thickness. The
measurements show an increase in the measured retention time of the system with increased bottom
SiO 2 thickness. The measurements show that devices with 1.0 nm silicon nanoparticles 
that have an
8.0 nm thickness that the 10 year retention time can be met.
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The measurements show an increase in the measured retention time of the system
with increased bottom SiO2 thickness. The measurements show that devices with 1.0 nm
silicon nanoparticles that have an 8.0 nm thickness that the 10 year retention time can be
met.
Chapter 6
Summary and Suggestions for Future
Work
The goal of this thesis as outlined in Chapter 1 was to study the use of colloidal 1.0 nm
silicon nanoparticles for MOS memory devices applications. In this chapter the results of
this thesis are summarized and the major contributions are listed. Also, some suggestions
for future work are outlined.
6.1 Summary
In this thesis a fabrication procedure was developed to incorporate silicon nanoparticles
at the sub-monolayer level directly on a thin tunneling oxide layer. It was found via
various material characterization techniques that uniform delivery from isopropyl alcohol
colloids was possible across 150 mm substrates. In particular spectroscopic ellipsometry
was found to be a useful tool for assistance in the fabrication of devices with varying
densities of nanoparticles. Local ordering of the nanoparticle distributions was observed
in some cases, possibly due to potential self-assembly effects due to the weak
electrostatic binding between silicon nanoparticles and isopropyl alcohol. Following
complete MOS device fabrication, electrical measurements were performed to study the
memory effect behavior of the system with 1.0 nm silicon nanoparticles embedded in a
SiO2 gate stack. Measurements of the C-V hysteresis showed that the nanoparticle-
containing devices exhibited well-behaved characteristics and a persistent hysteresis with
a tight distribution across wafer whereas control zero-nanoparticle samples exhibited only
a negligible hysteresis.
Contrary to other studies in the literature with larger size nanoparticles, the
observed memory effect for the 1.0 nm system is based on pure hole storage rather than
mixed electron hole storage. Measurements of the charge retention and programming
time showed that there is reduced retention time in the 1.0 nm system accompanied with
an ultra-fast programming time. Based on the charge retention time measurements and
theoretical calculations from the literature a barrier offset for hole storage was extracted.
Energy band analysis was performed to understand the memory effect behavior and it
was found that the pure hole storage behavior may be understood in terms of the
characteristics of ultra-small 1.0 nm silicon nanoparticles, a large energy-gap, a large
charging energy, and consequently a small electron affinity. Tunneling calculations were
performed to explore the necessary SiO 2 thickness required to achieve the ten-year
retention time criteria for a nonvolatile technology and experimental devices were
fabricated that showed increased tunnel SiO2 thickness correlates with increased retention
time and that an 8.0 nm SiO 2 thickness allows for measured retention times that satisfy
the ten-year retention time requirement.
6.2 Contributions
The major contributions from this work are listed below
1. Development of a fabrication process for using colloidal silicon nanoparticles in
MOS memory devices using spin-coating from isopropyl alcohol colloids.
2. Demonstrated capability of controlling the density of silicon nanoparticles via colloid
dilution and subsequent nanoparticle delivery via spin-coating and a combination of
material characterization techniques including spectroscopic ellipsometry, atomic-
force-microscopy and transmission electron microscopy.
3. Observation of possible self-assembly effects to produce local ordering of
nanoparticle distributions.
4. First observation of pure hole storage in the 1.0 nm silicon nanoparticle system
5. Determination of the valence-band offset between silicon nanoparticles and SiO2
using charge retention measurements.
6. Observation of ultra-fast programming times in the 1.0 nm system.
7. Demonstration of correlation between expected nanoparticle densities from
spectroscopic ellipsometry and with direct electrical measurements of the hysteresis.
8. Use of energy-band analysis taking into consideration changes in the electronic
structure at the 1.0 nm system to understand the pure hole storage characteristics.
9. Tunneling calculations to guide the design of more optimal device with longer charge
retention.
10. Experimental verification of theoretical retention time predictions of devices with
varying tunnel oxide thickness.
6.3 Suggestions for Future Work
Some suggestions for future work are listed below.
1. Exploration of MOSFET structures. Continuing on the results of MOS devices in this
thesis, short-channel MOSFET structures should be fabricated so additional evaluation of
the use of 1.0 nm silicon nanoparticles could be performed to test the technological
competitiveness of the technology with other contending memory technologies.
Moreover, short-channel MOSFET structures would allow for more accurate studies of
the variability in nanoparticle distributions by measuring the hysteresis spread with small
gate areas. Finally, MOSFET devices should allow for measuring of the retention time
without disturbing the gate bias.
2. Using larger barrier high-K materials to increase retention time. From the results of
these experimental batches of devices with varying the thickness of the bottom SiO 2
layer, with an 8.0 nm bottom tunneling oxide thickness the 10 year retention time
requirement is met. There is currently extensive research on the use of high-k dielectrics
as the gate-insulator for MOS based devices. Such dielectrics are required to maintain
continued scaling trends of MOSFETs by allowing for continued reduction of the gate
capacitance (which is necessary for minimizing the "so called" short channel effects). In
regards to memory devices, high-k dielectrics provide an opportunity to design
potentially more optimal nonvolatile devices. There have been various high-K dielectrics
studied in the literature, and each dielectric has a unique energy-band lineup with respect
to silicon which would be useful for designing devices with long retention and thin EOT
by potentially modulating the barrier height.
Appendix
Details of the Device Fabrication Process
Flow in the MIT Microsystems
Technology Laboratories
Al. Full I
Laboratory
(TRL), an
Process Flow in the Integrat
(ICL), Technology
.d Center
Research
ed Circuits
Laboratory
Science and
Engineering (CMSE)
Process Process Description Clean Room
Step Tool
1 RCA cleaning of starting substrates RCA/ICL
2 Thermal oxidation to grow bottom tunneling 5A/ICL
oxide (SiO 2)
3 Spin-coating of silicon nanoparticles Coater/TRL
4 Ellipsometry measurements of nanoparticle UV1280/ICL
film thickness
5 AFM measurements of nanoparticle AFM/CMSE
for Materials
distributions
6 Deposition of top control oxide LTO/ICL
7 Gate metal deposition Endura/ICL
8 Protection of wafer front-side Coater/ICL
9 Etching of wafer backside oxide Acidhood/TRL
10 Removal of top protective photoresist Asher/ICL
11 Photoresist for gate metal patterning Coater/ICL
12 Patterning of gate metal electrodes i-Stepper/ICL
13 Definition of gate metal electrodes Acidhood/TRL
14 Deposition of backside metal electrode Endura/ICL
15 Forming gas anneal A3/TRL
A2. Preparation of Substrates: RCA Clean
After synthesis of a 1.0 nm Silicon nanoparticle colloid in IPA, device fabrication began
with 150 mm (6") Si substrates doped with boron at a light level of -1015 cm-3. RCA
clean is first performed on the substrates to remove ionic/organic contaminants from the
wafer surface. RCA cleaning is a 3 step process. The first step was a 10-minute etch at 75
(, in a 5:1:1 mixture of Water (H20), Sodium Hydroxide (NH40H) and Hydrogen
Peroxide (H20 2). After etching, the wafers were placed in a dump rinser and 5 cycles of
water rinse are performed. Due to the oxidizing nature of H20 2, the wafers had a
chemical oxide grown on the surface. Visual inspection confirmed that the wafers were
hydrophilic. The next step was to etch this oxide in a 50:1 H20:HF (commonly called
dilute HF) for 1 minute to remove the chemical oxide. Following the dilute HF etch, the
wafers were placed again in the same dump rinser and 5 cycles of rinse were performed.
After this rinse, the wafers were placed in a 6:1:1 mixture of H20:HCL:H 20 2 at 75 C and
allowed to etch for 15 minutes. Following etch, the wafers were placed in a separate
dump rinser and allowed to rinse for 5 cycles. Following the 5 cycles the wafers were
placed in a spin dryer to remove any residual water on the wafers. Following RCA clean,
the wafers were ready for oxidation to grow a thin tunnel oxide. The growth of the tunnel
oxide must occur within -2 hours after the RCA clean to allow for minimal re-growth of
native oxide on the wafers due to exposure of the wafers to atmosphere. Figure Al shows
a photograph of the RCA clean wet bench setup in the Integrated Circuits Laboratory
(ICL).
Figure Al: Photograph of RCA clean wet bench. In the MIT MTL Integrated Circuits
Laboratory.
A3. Growth of Bottom Oxide
After RCA clean, the wafers were loaded into a quartz boat and advanced into the quartz
tube used for dry oxidation, to grow a high quality bottom tunneling oxide. Dry oxidation
was performed at atmospheric pressure and at a temperature of 800 C. The oxidation is
called dry because the reactive species is 02 gas. In wet oxidation, the reactive species is
H20 vapor. Typically, dry oxidation produces higher quality oxides, albeit at lower
growth rates. The growth rates of oxides in dry and wet conditions can be calculated
based on the deal-grove model of oxidation or via numerical techniques, for example via
the TSUPREM process simulator. Dry oxidation was performed at 8000 C for 20 minutes
on 150 mm substrates. Following dry oxidation, spectroscopic ellipsometry was used to
measure an average thickness of 4.2 nm of grown oxide across the full 150 mm wafer at
50 locations. Figure A2 shows a photograph of the dry oxidation furnace used for the dry
oxidation, and figure A3 shows a photograph of the spectroscopic ellipsometer.
Figure A2: Photograph of oxidation furnace in the integrated circuits laboratory. The oxidation furnace
is used to grow the high quality thermal SiO 2 layers used in this thesis.
A4. Spin-coating Delivery of Nanoparticles
Following the growth of a high quality tunneling oxide, the next step in device
fabrication was to deliver the colloidal nanoparticles directly on top of the oxide. We
have developed, and fine-tuned a process for using spin-coating to distribute the colloidal
silicon nanoparticles across full 150 mm wafers directly on top of a tunnel oxide.
Figure A3: Photograph of spectroscopic ellipsometer in the integrated circuits laboratory
A5. Deposition of Top Oxide
Following, the deliver of silicon nanoparticles with varying nanoparticle densities,
a - 10 nm SiO 2 cap layer was deposited by low-pressure-chemical-vapor deposition
(LPCVD). A photograph of the LPCVD furnace is shown in Figure A5.
Figure A4: Photograph of the LPCVD furnace in the Integrated Circuits Laboratory used for the
deposition of the SiO2 capping layer.
A6. Metallization and Definition of Capacitor
Structures
Gate Al films (- 500 nm) were then deposited by physical vapor deposition (PVD), and
capacitors were defined and chemically etched. Al contact was deposited on the wafer
backside. A photograph of the applied materials endura physical vapor deposition tool is
shown in Figure A6.
Figure A5: Photograph of the applied materials Endura physical vapor deposition tool in the
integrated circuits laboratory.
A6. Forming Gas Anneal
An N2/H2 anneal at 450 C for ten minutes completed the fabrication process. Control
MOS capacitors were also fabricated by dispensing IPA solution containing zero-
nanoparticles and continuing with the identical fabrication process.
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